

# **ARM-based Flash MCU**

#### SAM4E16E SAM4E8E SAM4E16C SAM4E8C

#### SUMMARY DATASHEET

# **Description**

The Atmel SAM4E series of Flash microcontrollers is based on the high-performance 32-bit ARM® Cortex®-M4 RISC processor and includes a floating point unit (FPU). It operates at a maximum speed of 120 MHz and features up to 1024 Kbytes of Flash, 2 Kbytes of cache memory and up to 128 Kbytes of SRAM.

The SAM4E offers a rich set of advanced connectivity peripherals including 10/100 Mbps Ethernet MAC supporting IEEE 1588 and dual CAN. With a single-precision FPU, advanced analog features, as well as a full set of timing and control functions, the SAM4E is the ideal solution for industrial automation, home and building control, machine-to-machine communications, automotive aftermarket and energy management applications.

The peripheral set includes a full-speed USB device port with embedded transceiver, a 10/100 Mbps Ethernet MAC supporting IEEE 1588, a high-speed MCI for SDIO/SD/MMC, an external bus interface featuring a static memory controller providing connection to SRAM, PSRAM, NOR Flash, LCD Module and NAND Flash, a parallel I/O capture mode for camera interface, hardware acceleration for AES256, two USARTs, two UARTs, two TWIs, three SPIs, as well as a 4-channel PWM, nine general-purpose 16-bit Timers (with stepper motor and quadrature decoder logic support), one RTC, two Analog Front End interfaces (16-bit ADC, DAC, MUX and PGA), one 12-bit DAC (2-ch) and an analog comparator.

#### **Features**

#### Core

- ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with 2 Kbytes Cache running at up to 120 MHz<sup>(1)</sup>
- Memory Protection Unit (MPU)
- DSP Instruction
- Floating Point Unit (FPU)
- Thumb<sup>®</sup>-2 Instruction Set

#### Memories

- Up to 1024 Kbytes Embedded Flash
- 128 Kbytes Embedded SRAM
- 16 Kbytes ROM with Embedded Boot Loader Routines (UART) and IAP Routines
- Static Memory Controller (SMC): SRAM, NOR, NAND Support.
- NAND Flash Controller.

#### System

- Embedded Voltage Regulator for Single Supply Operation
- Power-on-Reset (POR), Brown-out Detector (BOD) and Dual Watchdog for Safe Operation
- Quartz or Ceramic Resonator Oscillators: 3 to 20 MHz Main Power with Failure Detection and Optional Lowpower 32.768 kHz for RTC or Device Clock
- RTC with Gregorian and Persian Calendar Mode, Waveform Generation in Low-power Modes
- RTC Clock Calibration Circuitry for 32.768 kHz Crystal Frequency Compensation
- High Precision 4/8/12 MHz Factory Trimmed Internal RC Oscillator with 4 MHz Default Frequency for Device Startup. In-application Trimming Access for Frequency Adjustment
- Slow Clock Internal RC Oscillator as Permanent Low-power Mode Device Clock
- One PLL up to 240 MHz for Device Clock and for USB
- Temperature Sensor
- Up to 2 Peripheral DMA Controller with up to 33 Channels (PDC)
- One 4-channel DMA Controller

#### Low-power Modes

- Sleep and Backup Modes
- Ultra Low-power RTC

#### Peripherals

- Two USARTs with USART1 (ISO7816, IrDA<sup>®</sup>, RS-485, SPI, Manchester and Modem Modes)
- USB 2.0 Device: Full Speed (12 Mbits), 2668 byte FIFO, up to 8 Endpoints. On-chip Transceiver
- Two 2-wire UARTs
- Two Two-wire Interfaces (TWI)
- High-speed Multimedia Card Interface (SDIO/SD Card/MMC)
- One Master/Slave Serial Peripheral Interface (SPI) with Chip Select Signals
- Three 3-Channel 32-bit Timer/Counter with Capture, Waveform, Compare and PWM Mode. Quadrature Decoder Logic and 2-bit Gray Up/Down Counter for Stepper Motor
- 32-bit Real-time Timer and RTC with Calendar and Alarm Features
- One Ethernet MAC (EMAC) 10/100 Mbps in MII mode only with dedicated DMA and Support for IEEE1588, Wake-on-LAN
- Two CAN Controllers with eight Mailboxes
- 4-channel 16-bit PWM with Complementary Output, Fault Input, 12-bit Dead Time Generator Counter for Motor Control



- Real-time Event Management
- Cryptography
  - AES 256-bit Key Algorithm compliant with FIPS Publication 197
- Analog
  - AFE (Analog Front End): 2x16-bit ADC, up to 24-channels, Differential Input Mode, Programmable Gain Stage, Auto Calibration and Automatic Offset Correction
  - One 2-channel 12-bit 1 Msps DAC
  - One Analog Comparator with Flexible Input Selection, Selectable Input Hysteresis
- I/O
  - Up to 117 I/O Lines with External Interrupt Capability (Edge or Level Sensitivity), Debouncing, Glitch Filtering and On-die Series Resistor Termination
  - Bidirectional Pad, Analog I/O, Programmable Pull-up/Pull-down
  - Five 32-bit Parallel Input/Output Controllers, Peripheral DMA Assisted Parallel Capture Mode
- Packages
  - 144-ball LFBGA, 10x10 mm, pitch 0.8 mm
  - 100-ball TFBGA, 9x9 mm, pitch 0.8 mm
  - 144-lead LQFP, 20x20 mm, pitch 0.5 mm
  - 100-lead LQFP, 14x14 mm, pitch 0.5 mm

Note: 1. 120 MHz: -40/+105°C, VDDCORE = 1.2V or using internal voltage regulator



#### **Configuration Summary** 1.

The SAM4E series devices differ in memory size, package and features. Table 1-1 summarizes the configurations of the device family.

**Table 1-1. Configuration Summary** 

Feature	SAM4E16E	SAM4E8E	SAM4E16C	SAM4E8C
Flash	1024 Kbytes	512 Kbytes	1024 Kbytes	512 Kbytes
SRAM	128 K	(bytes	128 k	Sbytes
CMCC	2 Kb	oytes	2 Kt	oytes
	LFBG	A 144	TFBG	A 100
Package	LQFF	P 144	LQFI	P 100
Number of PIOs	11	17	7	'9
External Bus Interface	8-bit Data, 4 Chip Se	elects, 24-bit Address		-
Analog Front End	Up to 1	6 bits <sup>(1)</sup>	Up to 1	6 bits <sup>(1)</sup>
(AFE0 \AFE1)	16 ch.\	8 ch <sup>(2)</sup>	6 ch.\	4ch (3)
EMAC	YE	ES	YI	ES
CAN	2			1
12-bit DAC	2 (	ch.	2	ch.
Timer	9(	(4)	3	(5)
PDC Channels	24	+9	21	+9
USART/ UART	2/2	2(6)	2/2	2 <sup>(6)</sup>
USB	Full S	Speed	Full S	Speed
	1 p	ort	1 p	ort
HSMCI	4 b	oits	4 1	oits
TWI	2	2	;	2

- Notes: 1. ADC is 12-bit, up to 16 bits with averaging. For details, please refer to the "Electrical Characteristics" section of this datasheet.
  - 2. AFE0 is 16 channels and AFE1 is 8 channels. The total number of AFE channels is 24. One channel is reserved for the internal temperature sensor.
  - 3. AFE0 is 6 channels and AFE1 is 4 channels. The total number of AFE channels is 10. One channel is reserved for the internal temperature sensor.
  - 4. 9 TC channels are accessible through PIO.
  - 5. 3 TC channels are accessible through PIO.
  - 6. Full Modem support on USART1.



# 2. Block Diagram

Figure 2-1. SAM4E 100-pin Block Diagram







Figure 2-2. SAM4E 144-pin Block Diagram





# 3. Signal Description

Table 3-1 gives details on signal names classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Power	Supplies			
VDDIO	Peripherals I/O Lines Power Supply	Power			1.62V to 3.6V
VDDIN	Voltage Regulator Input, DAC and Analog Comparator Power Supply	Power			1.62V to 3.6V <sup>(1)</sup>
VDDOUT	Voltage Regulator Output	Power			1.2V Output
VDDPLL	Oscillator and PLL Power Supply	Power			1.08 V to 1.32V
VDDCORE	Power the core, the embedded memories and the peripherals	Power			1.08V to 1.32V
GND	Ground	Ground			
	Clocks, Oscilla	ators and PL	Ls		
XIN	Main Oscillator Input	Input			Reset State:
XOUT	Main Oscillator Output	Output			- PIO Input
XIN32	Slow Clock Oscillator Input	Input			- Internal Pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output		VDDIO	- Schmitt Trigger enabled <sup>(2)</sup>
PCK0 - PCK2	Programmable Clock Output	Output		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled <sup>(2)</sup>
	Real-tin	ne Clock			
RTCOUT0	Programmable RTC waveform output	Output			Reset State:
RTCOUT1	Programmable RTC waveform output	Output		VDDIO	- PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled <sup>(2)</sup>
	Serial Wire/JTAG D	ebug Port - S	SWJ-DP		
TCK/SWCLK	Test Clock/Serial Wire Clock	Input			D 4 O4 - 4
TDI	Test Data In	Input			Reset State: - SWJ-DP Mode
TDO/TRACESWO	Test Data Out / Trace Asynchronous Data Out	Output		VDDIO	- Internal Pull-up disabled <sup>(3)</sup>
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O			- Schmitt Trigger enabled <sup>(2)</sup>
JTAGSEL	JTAG Selection	Input	High		Permanent Internal Pull-down
	Flash I	Memory			
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal Pull-down enabled - Schmitt Trigger enabled <sup>(2)</sup>



Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Re	eset/Test			
NRST	Synchronous Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal Pull-up
TST	Test Select	Input			Permanent Internal Pull-down
	Universal Asynchronous	Receiver Trans	sceiver - L	JARTx	
URXDx	UART Receive Data	Input			
UTXDx	UART Transmit Data	Output			
	PIO Controller - PIOA	- PIOB - PIOC-	PIOD - PIO	DE	
PA0 - PA31	Parallel IO Controller A	I/O			Reset State:
PB0 - PB14	Parallel IO Controller B	I/O			- PIO or System IOs <sup>(4)</sup>
PC0 - PC31	Parallel IO Controller C	I/O		VDDIO	- Internal Pull-up enabled - Schmitt Trigger enabled <sup>(2)</sup>
PD0 - PD31	Parallel IO Controller D	I/O			Reset State:
PE0 - PE5	Parallel IO Controller E	I/O			- PIO or System IOs <sup>(4)</sup> - Internal Pull-up enabled - Schmitt Trigger enabled <sup>(2)</sup>
	PIO Controller -	Parallel Captur	e Mode		
PIODC0-PIODC7	Parallel Capture Mode Data	Input			
PIODCCLK	Parallel Capture Mode Clock	Input		VDDIO	
PIODCEN1-2	Parallel Capture Mode Enable	Input			
	High Speed Multime	dia Card Interfa	ice - HSM(	CI	
MCCK	Multimedia Card Clock	I/O			
MCCDA	Multimedia Card Slot A Command	I/O			
MCDA0 - MCDA3	Multimedia Card Slot A Data	I/O			
	Universal Synchronous Asynch	ronous Receive	er Transm	itter USARTx	
SCKx	USARTx Serial Clock	I/O			
TXDx	USARTx Transmit Data	I/O			
RXDx	USARTx Receive Data	Input			
RTSx	USARTx Request To Send	Output			
CTSx	USARTx Clear To Send	Input			
DTR1	USART1 Data Terminal Ready	I/O			
DSR1	USART1 Data Set Ready	Input			
DCD1	USART1 Data Carrier Detect	Output			
RI1	USART1 Ring Indicator	Input			
	Timer/	Counter - TC			
TCLKx	TC Channel x External Clock Input	Input			
TIOAx	TC Channel x I/O Line A	I/O			_
TIOBx	TC Channel x I/O Line B	I/O			



Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Serial Periph	eral Interface -	SPI		
MISO	Master In Slave Out	I/O			
MOSI	Master Out Slave In	I/O			
SPCK	SPI Serial Clock	I/O			
SPI_NPCS0	SPI Peripheral Chip Select 0	I/O	Low		
SPI_NPCS1 - SPI_NPCS3	SPI Peripheral Chip Select	Output	Low		
	Two-Wire	nterface - TWI	lx		
TWDx	TWIx Two-wire Serial Data	I/O			
TWCKx	TWIx Two-wire Serial Clock	I/O			
	Δ	nalog			
ADVREF	ADC, DAC and Analog Comparator Reference	Analog			
	12-bit Analog	-Front-End - A	FEx		
AFE0_AD0- AFE0_AD14	Analog Inputs	Analog, Digital			
AFE1_AD0- AFE1_AD7	Analog Inputs	Analog, Digital			
ADTRG	Trigger	Input		VDDIO	
	12-bit Digital-to-A	nalog Convert	er - DAC		
DAC0 - DAC1	Analog output	Analog, Digital			
DACTRG	DAC Trigger	Input		VDDIO	
	Fast Flash Progra	mming Interfa	ce - FFPI		
PGMEN0- PGMEN2	Programming Enabling	Input		VDDIO	
PGMM0-PGMM3	Programming Mode	Input			
PGMD0-PGMD15	Programming Data	I/O			
PGMRDY	Programming Ready	Output	High		
PGMNVALID	Data Direction	Output	Low	VDDIO	
PGMNOE	Programming Read	Input	Low		
PGMCK	Programming Clock	Input			
PGMNCMD	Programming Command	Input	Low		
	External	Bus Interface			
D0 - D7	Data Bus	I/O			
A0 - A23	Address Bus	Output			
NWAIT	External Wait Signal	Input	Low		
	Static Memor	y Controller - \$	SMC		
NCS0 - NCS3	Chip Select Lines	Output	Low		
NRD	Read Signal	Output	Low		



Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
NWE	Write Enable	Output	Low		
	NAND Fla	sh Logic		,	
NANDOE	NDOE NAND Flash Output Enable Output Low				
NANDWE	NAND Flash Write Enable	Output	Low		
	Pulse Width Modulati	on Controlle	er- PWMC		
PWMH	PWM Waveform Output High for channel x	Output			
PWML	PWM Waveform Output Low for channel x	Output			Only output in complementary mode when dead time insertion is enabled.
PWMFI0	PWM Fault Input	Input			
	Ethernet MAC	10/100 -EM/	AC		
GREFCK	Reference Clock	Input			
GTXCK	Transmit Clock	Input			
GRXCK	Receive Clock	Input			
GTXEN	Transmit Enable	Output			
GTX0 - GTX3	Transmit Data	Output			
GTXER	Transmit Coding Error	Output			
GRXDV	Receive Data Valid	Input			
GRX0 - GRX3	Receive Data	Input			
GRXER	Receive Error	Input			
GCRS	Carrier Sense	Input			
GCOL	Collision Detected	Input			
GMDC	Management Data Clock	Output			
GMDIO	Management Data Input/Output	I/O			
	Controller Area Net	work-CAN (	x=[0:1])		
CANRXx	CAN Receive	Input			
CANTXx	CAN Transmit	Output			
	USB Full Sp	eed Device			
DDM	DDM USB Full Speed Data -	Analog,			Reset State: - USB Mode - Internal Pull-down <sup>(1)</sup>
DDP	DDP USB Full Speed Data +	Digital			Reset State: - USB Mode - Internal Pull-down <sup>(1)</sup>

Notes:

- 1. See "Typical Powering Schematics" section of this datasheet for restrictions on voltage range of Analog Cells.
- 2. Schmitt Triggers can be disabled through PIO registers.
- 3. TDO pin is set in input mode when the Cortex-M4 Core is not in debug mode. Thus the internal pull-up corresponding to this PIO line must be enabled to avoid current consumption due to floating input.
- 4. Some PIO lines are shared with System I/Os.



# 4. Package and Pinout

The SAM4E is available in TFBGA100, LFBGA144, LQFP100, and LQFP144 and packages. These packages respects the recommendations of the NEMI User Group.

# 4.1 100-ball TFBGA Package and Pinout

#### 4.1.1 100-ball TFBGA Package Drawing

The 100-ball TFBGA package has a 0.8 mm ball pitch and respects Green Standards.




Table 4-1. Device and TFBGA Package Maximum Weight (Preliminary)

SAM4E	150	mg

#### Table 4-2. TFBGA Package Reference

JEDEC Drawing Reference	MO-275-DDAC-2
JESD97 Classification	e8

#### Table 4-3. TFBGA Package Characteristics

Moisture Sensitivity Level	3



#### 4.1.2 100-ball TFBGA Pinout

Table 4-4. SAM4E 100-ball TFBGA Pinout

14510	74. O/(III4E 100 Bu)
A1	PB9
A2	PB8
А3	PB14
A4	PB10
A5	PD4
A6	PD7
A7	PA31
A8	PA6/PGMN2
A9	PA28
A10	JTAGSEL
B1	PD31
B2	PB13
В3	VDDPLL
В4	PB11
B5	PD3
В6	PD6
В7	PD8
В8	PD9
В9	PB4
B10	PD15
C1	PD0
C2	VDDIN
C3	VDDOUT
C4	GNDPLL
C5	PA29

DOATI	SGA Pillout			
C6	PD29			
C7	PA30			
C8	PB5			
C9	PD10			
C10	PA1/PGMRDY			
D1	ADVREF			
D2	PD1			
D3	GNDCORE			
D4	GNDCORE			
D5	PD5			
D6	VDDCORE			
D7	VDDCORE			
D8	PA0/PGMNCMD			
D9	PD11			
D10	PA2/PGMNOE			
E1	PB0			
E2	PB1			
E3	PD2			
E4	GNDANA			
E5	VDDIO			
E6	VDDIO			
E7	GNDIO			
E8	PD13			
E9	PB7			
E10	PD12			

F1	PA19/PGMD11
F2	PA20/PGMD12
F3	PD23
F4	GNDIO
F5	GNDCORE
F6	GNDIO
F7	TST
F8	PB12
F9	PA3/PGMNVALID
F10	PD14
G1	PA17/PGMD9
G2	PA18/PGMD10
G3	PD26
G4	PD24
G5	PA13/PGMD5
G6	VDDCORE
G7	VDDIO
G8	PB6
G9	PD16
G10	NRST
H1	PB2
H2	PB3
НЗ	PD25
H4	PD27
H5	PD21


H6	PA14/PGMD6
H7	PA25
H8	PA27
H9	PA5/PGMN1
H10	PA4/PGMN0
J1	PA21/PGMD13
J2	PA7/PGMN3
J3	PA22/PGMD14
J4	PD22
J5	PA16/PGMD8
J6	PA15/PGMD7
J7	PD28
J8	PA11/PGMD3
J9	PA9/PGMD1
J10	PD17
K1	PD30
K2	PA8/PGMD0
K3	PD20
K4	PD19
K5	PA23/PGMD15
K6	PD18
K7	PA24
K8	PA26
K9	PA10/PGMD2
K10	PA12/PGMD4



# 4.2 144-ball LFBGA Package and Pinout

#### 4.2.1 144-ball LFBGA Package Outline

The 144-ball LFBGA package has a 0.8 mm ball pitch and respects Green Standards.



#### Table 4-5. Device and LFBGA Package Maximum Weight (Preliminary)

SAM	4E	200	mg

#### Table 4-6. LFBGA Package Reference

JEDEC Drawing Reference	MS-275-EEAD-1
JESD97 Classification	e8

#### Table 4-7. LFBGA Package Characteristics

Moisture Sensitivity Level	3



#### 4.2.2 144-ball LFBGA Pinout

Table 4-8. SAM4E 144-ball LFBGA Pinout

A1	PE1
A2	PB9
A3	PB8
A4	PB11
A5	PD2
A6	PA29
A7	PC21
A8	PD6
A9	PC20
A10	PA30
A11	PD15
A12	PB4
B1	PE2
B2	PB13
В3	VDDPLL
B4	PB10
B5	PD1
B6	PC24
В7	PD3
B8	PD7
В9	PA6/PGMN2
B10	PC18
B11	JTAGSEL
B12	PC17
C1	VDDIN
C2	PE0
C3	VDDOUT
C4	PB14
C5	PC25
C6	PC23
C7	PC22
C8	PA31
C9	PA28
C10	PB5
C11	PA0/PGMNCMD
C12	PD10

D1	ADVREF
D2	GNDANA
D3	PD31
D4	PD0
D5	GNDPLL
D6	PD4
D7	PD5
D8	PC19
D9	PD9
D10	PD29
D11	PC16
D12	PA1/PGMRDY
E1	PC31
E2	PC27
E3	PE3
E4	PC0
E5	GNDCORE
E6	GNDCORE
E7	VDDIO
E8	VDDCORE
E9	PD8
E10	PC14
E11	PD11
E12	PA2/PGMNOE
F1	PC30
F2	PC26
F3	PC29
F4	PC12
F5	GNDIO
F6	GNDIO
F7	GNDCORE
F8	VDDIO
F9	PB7
F10	PC10
F11	PC11
F12	PA3/PGMNVALID

G1	PC15
G2	PC13
G3	PB1
G4	GNDIO
G5	GNDIO
G6	GNDIO6
G7	GNDCORE
G8	VDDIO
G9	PD13
G10	PD12
G11	PC9
G12	PB12
H1	PA19/PGMD11
H2	PA18/PGMD10
H3	PA20/PGMD12
H4	PB0
H5	VDDCORE
H6	VDDIO
H7	VDDIO
H8	VDDCORE
H9	PD21
H10	PD14
H11	TEST
H12	NRST
J1	PA17/PGMD9
J2	PB2
J3	PB3
J4	PC1
J5	PC4
J6	PD27
J7	VDDCORE
J8	PA26
J9	PA11/PGMD3
J10	PA27
J11	PB6
J12	PC8


K1	PE4
K2	PA21/PGMD13
K3	PA22/PGMD14
K4	PC2
K5	PA16/PGMD8
K6	PA14/PGMD6
K7	PC6
K8	PA25
K9	PD20
K10	PD28
K11	PD16
K12	PA4/PGMN0
L1	PE5
L2	PA7/PGMN3
L3	PC3
L4	PA23/PGMD15
L5	PA15/PGMD7
L6	PD26
L7	PA24
L8	PC5
L9	PA10/PGMD2
L10	PA12/PGMD4
L11	PD17
L12	PC28
M1	PD30
M1	PA8/PGMD0
МЗ	PA13/PGMD5
M4	PC7
M5	PD25
M6	PD24
M7	PD23
M8	PD22
M9	PD19
M10	PD18
M11	PA5/PGMN1
M12	PA9/PGMD1



# 4.3 100-lead LQFP Package and Pinout

#### 4.3.1 100-lead LQFP Package Outline

The 100-lead LQFP package has a 0.5 mm ball pitch and respects Green Standards.



#### Table 4-9. Device and LQFP Package Maximum Weight (Preliminary)

SAM4E	740	mg
-------	-----	----

#### Table 4-10. LQFP Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3

#### Table 4-11. LQFP Package Characteristics

Moisture Sensitivity Level	3



## 4.3.2 100-lead LQFP Pinout

Table 4-12. SAM4E 100-lead LQFP Pinout

PD0
PD31
GND
VDDOUT
VDDIN
GND
GND
GND
ADVREF
GND
PB1
PB0
PA20/PGMD12
PA19/PGMD11
PA18/PGMD10
PA17/PGMD9
PB2
VDDCORE
VDDIO
PB3
PA21/PGMD13
VDDCORE
PD30
PA7/PGMN3
PA8/PGMD0

26	PA22/PGMD14
27	PA13/PGMD5
28	VDDIO
29	GND
30	PA16/PGMD8
31	PA23/PGMD15
32	PD27
33	PA15/PGMD7
34	PA14/PGMD6
35	PD25
36	PD26
37	PD24
38	PA24
39	PD23
40	PA25
41	PD22
42	PA26
43	PD21
44	PA11/PGMD3
45	PD20
46	PA10/PGMD2
47	PD19
48	PA12/PGMD4
49	PD18
50	PA27

51	PD28
52	PA5/PGMN1
53	PD17
54	PA9/PGMD1
55	PA4/PGMN0
56	PD16
57	PB6
58	NRST
59	PD14
60	TST
61	PB12
62	PD13
63	PB7
64	PA3/PGMNVALID
65	PD12
66	PA2/PGMNOE
67	GND
68	VDDIO
69	PD11
70	PA1/PGMRDY
71	PD10
72	PA0
73	JTAGSEL
74	PB4
75	PD15


76	PD29
77	PB5
78	PD9
79	PA28
80	PD8
81	PA6/PGMN2
82	PA30
83	PA31
84	PD7
85	PD6
86	VDDCORE
87	PD5
88	PD4
89	PD3
90	PA29
91	PD2
92	PD1
93	VDDIO
94	PB10
95	PB11
96	VDDPLL
97	PB14
98	PB8
99	PB9
100	PB13



### 4.4 144-lead LQFP Package and Pinout

### 4.4.1 144-lead LQFP Package Outline

The 144-lead LQFP package has a 0.5 mm ball pitch and respects Green Standards.



COTROL DIMENSIONS ARE IN MILLIMETERS				
--------------------------------------	--	--	--	--

MILLIMETER			INCH		
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
_	_	1.60	_		0.063
0.05	-	0.15	0.002		0.006
1.35	1.40	1.45	0.053	0.055	0.057
2:	2.00 B	sc.	0.	866 BS	SC.
20.00 BSC.			0.	787 BS	SC.
22.00 BSC.			0.866 BSC.		
20.00 BSC.			0.787 BSC.		
0.08	_	0.20	0.003	_	0.008
0.08	_	_	0.003	_	_
0.	3.5*	7'	0.	3.5*	7'
0.	I		0.	I	_
11*	12*	13*	11*	12*	13*
11*	12*	13°	11"	12*	13°
0.09		0.20	0.004		0.008
0.45	0.60	0.75	0.018	0.024	0.030
1.00 REF			0.	039 RI	EF
0.20			0.008		_
	MIN. —  0.05 1.35 2: 2: 2: 0.08 0.08 0° 0° 11' 11' 0.09 0.45 1	MIN. NOM.	MIN. NOM. MAX.  — 1.60 0.05 — 0.15 1.35 1.40 1.45 22.00 BSC. 22.00 BSC. 22.00 BSC. 0.08 — 0.20 0.08 — 0.20 0.08 — — 1.13 11' 12' 13' 0.09 — 0.20 0.45 0.60 0.75	MIN. NOM. MAX. MIN.  — 1.60 — 0.05 — 0.15 0.002 1.35 1.40 1.45 0.053 22.00 BSC. 0. 20.00 BSC. 0.  20.00 BSC. 0. 0.08 — 0.20 0.003 0.08 — 0.20 0.003 0.08 — 0 0.20 0.003 0.08 — 0 0.00 11' 12' 13' 11' 11' 12' 13' 11' 0.09 — 0.20 0.004 0.45 0.60 0.75 0.018	MIN. NOM. MAX. MIN. NOM.  - 1.60

	144L					
SYMBOL	М	LLIMET	ER		INCH	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
b	0.17	0.20	0.27	0.007	0.008	0.011
е	(	0.50 BSC.		0.0	020 B	SC.
D2		17.50		(	0.689	
E2		17.50		(	0.689	
aaa		0.20		(	800.0	
bbb	0.20			0.008		
ccc	0.08			0.003		
ddd		0.08			0.003	

#### NOTES :

- 1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE
  MAXIMUN PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM & DIMENSION BY MORE THAN 0.08mm.
  - DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07mm FOR 0.4mm and 0.5mm PITCH PACKAGES.
- 3. ALL DIMENSION OF 160L WERE BASE ON THOSE OF 176L SINCE THEY ARE NOT MENTIONED IN JEDEC SPEC MS-026.

	TITLE	Thin Quad Flat	GPC: A E	
AI I	Pins:	144	Drawing No.:	R-LQ144_N
Altmal	Body:	20x20x1.4 mm	REV.:	Α
/ ICITIC C	Foot Print:	0.2 <sub>mm</sub>	Date:	11/6/2012
	Pitch:	0.5 mm	Jedec Code:	MS-026

#### Table 4-13. Device and LQFP Package Maximum Weight (Preliminary)

SAM4E	900	mg
-------	-----	----

# Table 4-14. LQFP Package Reference

JEDEC Drawing Reference	MS-026-C
JESD97 Classification	e3

#### Table 4-15. LQFP Package Characteristics

Moisture Sensitivity Level	3



## 4.4.2 144-lead LQFP Pinout

Table 4-16. SAM4E 144-lead LQFP Pinout

1	PD0
2	PD31
3	VDDOUT
4	PE0
5	VDDIN
6	PE1
7	PE2
8	GND
9	ADVREFP
10	PE3
11	PC0
12	PC27
13	PC26
14	PC31
15	PC30
16	PC29
17	PC12
18	PC15
19	PC13
20	PB1
21	PB0
22	PA20/PGMD12
23	PA19/PGMD11
24	PA18/PGMD10
25	PA17/PGMD9
26	PB2
27	PE4
28	PE5
29	VDDCORE
30	VDDIO
31	PB3
32	PA21/PGMD13
33	VDDCORE
34	PD30
35	PA7/PGMN3
36	PA8/PGMD0

IFP PINC	
37	PA22/PGMD14
38	PC1
39	PC2
40	PC3
41	PC4
42	PA13/PGMD5
43	VDDIO
44	GND
45	PA16/PGMD8
46	PA23/PGMD15
47	PD27
48	PC7
49	PA15/PGMD7
50	VDDCORE
51	PA14/PGMD6
52	PD25
53	PD26
54	PC6
55	PD24
56	PA24
57	PD23
58	PC5
59	PA25
60	PD22
61	GND
62	PA26
63	PD21
64	PA11/PGMD3
65	PD20
66	PA10/PGMD2
67	PD19
68	PA12/PGMD4
69	PD18
70	PA27
71	PD28
72	VDDIO

73	PA5/PGMN1		
74	PD17		
75	PA9/PGMD1		
76	PC28		
77	PA4/PGMN0		
78	PD16		
79	PB6		
80	VDDIO		
81	VDDCORE		
82	PC8		
83	NRST		
84	PD14		
85	TEST		
86	PC9		
87	PB12		
88	PD13		
89	PB7		
90	PC10		
91	PA3		
92	PD12		
93	PA2		
94	PC11		
95	GND		
96	VDDIO		
97	PC14		
98	PD11		
99	PA1		
100	PC16		
101	PD10		
102	PA0		
103	PC17		
104	JTAGSEL		
105	PB4		
106	PD15		
107	VDDCORE		
108	PD29		

109	PB5
110	PD9
111	PC18
112	PA28
113	PD8
114	PA6/PGMN2
115	GND
116	PA30
117	PC19
118	PA31
119	PD7
120	PC20
121	PD6
122	PC21
123	VDDCORE
124	PC22
125	PD5
126	PD4
127	PC23
128	PD3
129	PA29
130	PC24
131	PD2
132	PD1
133	PC25
134	VDDIO
135	GND
136	PB10
137	PB11
138	GND
139	VDDPLL
140	PB14
141	PB8
142	PB9
143	VDDIO
144	PB13



# 5. Ordering Information

Table 5-1. Ordering Codes for SAM4E Devices

Ordering Code	MRL	Flash (Kbytes)	RAM (Kbytes)	Package	Conditioning	Package Type	Temperature Operating Range	
ATSAM4E16EA-CU	Α		Tray			Industrial		
ATSAM4E16EA-CUR	Α			LFBGA144 Reel			(-40°C to 85°C)	
ATSAM4E16EA-AU	Α			LOED444	Tray		Industrial	
ATSAM4E16EA-AUR	Α			LQFP144	Reel		(-40°C to 85°C)	
ATSAM4E16EA-AN	Α			LOFDAAA	Tray		Industrial	
ATSAM4E16EA-ANR	Α	4004	LQFP144 Reel			(-40°C to 105°C)		
ATSAM4E16CA-CU	Α	1024		TEDOAAOO	Tray		Industrial (-40°C to 85°C)	
ATSAM4E16CA-CUR	Α			TFBGA100	Reel			
ATSAM4E16CA-AU	Α				Tray		Industrial (-40°C to 85°C)	
ATSAM4E16CA-AUR	Α			LQFP100	Reel			
ATSAM4E16CA-AN	Α			LOED400	Tray		Industrial	
ATSAM4E16CA-ANR	Α	128		LQFP100	Reel	Green	(-40°C to 105°C)	
ATSAM4E8EA-CU	Α		128	LEDCAAAA	Tray	Green	Industrial	
ATSAM4E8EA-CUR	Α			LFBGA144	Reel		(-40°C to 85°C)	
ATSAM4E8EA-AU	Α			LQFP144	Tray		Industrial	
ATSAM4E8EA-AUR	Α			LQFP144	Reel		(-40°C to 85°C)	
ATSAM4E8EA-AN	Α			Tray		Industrial		
ATSAM4E8EA-ANR	Α	540		LQFP144	Reel		(-40°C to 105°C)	
ATSAM4E8CA-CU	Α	512		TEDOMASS	Tray		Industrial	
ATSAM4E8CA-CUR	Α			TFBGA100	Reel		(-40°C to 85°C)	
ATSAM4E8CA-AU	Α			LOED400	Tray		Industrial	
ATSAM4E8CA-AUR	Α			LQFP100 Reel		(-40°C to 85°C)		
ATSAM4E8CA-AN	Α			LOFPAGG	Tray		Industrial	
ATSAM4E8CA-ANR	Α			LQFP100	Reel		(-40°C to 105°C)	



# **Revision History**

In the tables that follow, the most recent version of the document is referenced first.

"rfo" indicates changes requested during the document review and approval loop.

Doc. Rev	Comments	Change Request Ref.
11157CS	Introduction In "Features": - added information on Two-wire Interface in Peripherals section and Wake-on-LAN for EMAC - changed operating temperature range to 105°C  Updated Table 1-1 "Configuration Summary" with TWI informationIn Section 4. "Package and Pinout", added the FFPI signals to Table 4-1 "SAM4E 100-ball TFBGA Pinout", Table 4-2 "SAM4E 144-ball LFBGA Pinout", Table 4-3 "SAM4E 100-lead LQFP Pinout" and Table 4-4 "SAM4E 144-lead LQFP Pinout".  Removed Section 7. "Processor and Architecture". Renumbered sections.  Removed Sections 11-4 to 11-16.  Table 5-1, "Ordering Codes for SAM4E Devices" updated with new ordering codes for parts at 105°C and for tape & reel	rfo 8992 9045 rfo rfo

Doc. Rev	Comments	Change Request Ref.
	Updated the document structure and added references to 100-ball TFBGA and 100-lead LQFP packages in:	8580
	- Section 1. "Features"	
	- Table 1-1 "Configuration Summary"	
	- Figure 2-1 "SAM4E 100-pin Block Diagram"	
	- Section 4.1 "100-ball TFBGA Package and Pinout"	
	- Section 4.3 "100-lead LQFP Package and Pinout"	
11157BS	- Section 5.1 "100-ball TFBGA Package Drawing"	
1110750	- Section 5.3 "100-lead LQFP Package Drawing"	
	- Table 5-1 "Ordering Codes for SAM4E Devices"	
	Updated the figure title and added Analog Comparator (ACC) and Reinforced Safety Watchdog Timer (RSWDT) blocks in Figure 2-2 "SAM4E 144-pin Block Diagram".	8605/rfo
	Removed "AT91SAM" from the document title.	rfo
	Replaced "Cortex™" references with "Cortex®" in "Description" and further on in the entire document.	
	Removed package dimension references in Section 4. "Package and Pinout".	rfo

Doc. Rev	Comments	Change Request Ref.
11157AS	Initial release.	





# Enabling Unlimited Possibilities®

#### **Atmel Corporation**

1600 Technology Drive San Jose, CA 95110

**Tel:** (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon

**Tel:** (+852) 2245-6100 **Fax:** (+852) 2722-1369

HONG KONG

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

**Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032

JAPAN

**Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2013 Atmel Corporation. All rights reserved. / Rev.: 11157CS-ATARM-25-Jul-13

Atmel<sup>®</sup>, logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, SAM-BA<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM<sup>®</sup>, Thumb<sup>®</sup> and Cortex<sup>®</sup> are registered trademarks or trademarks of ARM Ltd. Windows<sup>®</sup> and others are registered trademarks or trademarks of Microsoft Corporation in the US and/or other countries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION), DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.