


Instruction Processor Part 1: Reset

Reset

Memory Address: x"0000"
Instruction Opcode: x"0000"
Control Memory Address: x"00"

LD Rd, [Memory] for R0

LDR R0,=0



Set up the instruction processor by doing reset to set the correct bit values in the control word, memory write, MD and etc.


Then, do first instruction in memory load value 0 into all 9 registers.

Instruction Processor Part 2: LD

LD
Control Memory Code: 0xC02000C
Control Memory Address: 0x01

LD Rd,=0

LD Rd, [Memory] from R1-R8



Do first instruction in memory load value from register 0 into all 9 registers. So, LD Rd, [R0]. As a result, all the registers ended up with value 0. Do a different LD for the temporary register, R since we need to set TD to enable it.

Instruction Processor Part 3: ADI & ADD

ADI
Control Memory Code: 0xC020224
Control Memory Address: 0x00
ADD
Control Memory Code: 0xC020024
Control Memory Address: 0x05


ADI R3, R3, #3

ADD R3, R3, R3

$R_3 = (0 + 3) = 3$

$R_3 = (3 + 3) = 6$

$R_3 = (6 + 6) = 12$



Do instruction ADI on R3 and the ADD instruction on R3 again. Initial result is 0. Final Result is 6.

Instruction Processor Part 4: LD, ADI then SR

ADI
Control Memory Code: 0xC020224
Control Memory Address: 0x00
SR
Control Memory Code: 0x87E1004
Control Memory Address: 0x07

LD
Control Memory Code: 0xC02000C
Control Memory Address: 0x01

ADI R4, R4, #1


SR R4, R4, R4

$R4 = (0 + 1) = 1$

LD R7, Memory[R3]

$R7 = \text{Memory}[12] = 0x0121$

$R4 = (1 \gg 1) = 0x0$



Do instruction ADI on R4 and the SR instruction on R3 again. Initial result is 0, then 1, finally result is 0.

LD the memory value of index 12 (address value in R3) onto R7

Instruction Processor Part 5: NOT then BNZ and INC

NOT
Control Memory Code: 0xC0200E4
Control Memory Address: 0x04
INC
Control Memory Code: 0xC020014
Control Memory Address: 0x03


NOT R3, R3 <in last screenshot> memory read out is 0x08D8

$R_3 = (\sim 12) = 0xFF3$

BNZ while

```
while(R3!=0) {  
    R3 = R3 + 1 ;  
}
```

Will increment 12 times, until R3 becomes 0 and exit the loop, so $12 \times (R_3 = R_3 + 1) = 0$





INC R3, R3




$(R_3 = R_3 + 1) = 0xFF4$

Complement R3 , so it becomes negative. Then, we can perform BNZ (branch if not zero) and INC(increment)

Huge duration when BNZ is implemented, because R3 is still not 0 and INC is being implemented until it reaches 0.



Just doing addition to check for N flags. Add constant 5 and 6 to R1 and R2 , then complement R2 so that its is negative. Then add them together to get -1, N flag should be set.



Branch unconditionally an address in memory and fetch it. In this case, branch back and redo instruction in x"0001", LD R0,=0.