


Instruction Processor Part 1: Reset










Do first instruction in memory load value from register o into all 9 registers. So, LD Rd, [Ro]. As a result, all the registers ended up with value o. Do a different LD for the temporary register, R since we need to set TD to enable it.











Just doing addition to check for N flags. Add constant 5 and 6 to R1 and R2, then complement R2 so that its is negative. Then add them together to get -1, N flag should be set.





Branch unconditionally an address in memory and fecth it. In this case, branch back and redo instruction in x"ooot", LD Ro,=.o.