

Data Processing on Modern Hardware

Jana Giceva


Lecture 11: CXL, memory-centric DBs



Compute Express Link



- Standardized interconnect technology between CPUs and devices
- Allows CPUs and devices to access and cache data stored in each other's memory
- Maintains cache coherence
- Based on the PCIe (5.0/6.0) physical layer:
 - Offers coherency and memory semantics that scale with the PCIe bandwidth (~63/121 GB/s per x16 link)





Interconnect Limitations (PCIe and DDR)

Limitations – Coherent accesses



Accesses from PCIe devices to system memory

- Non-coherent reads/writes
- PCIe cannot cache system memory to exploit temporal/spatial locality

A host accesses a PCIe device's memory non-coherently

Device memory cannot be mapped to the cache-able system address space


Utilizing accelerators


- Data structures are moved from the host-s main memory to accelerator for data processing before being moved back to main memory
- Multiple devices cannot access parts of the same data structures simultaneously with the CPU without moving entire data structures back and forth.

Limitations – Memory scalability



- Demand for memory increases proportionate to the exponential growth of compute.
- DDR memory fails to match this demand, limiting memory capacity and bandwidth per CPU






Limitations – Stranded resources



- Stranded resource when idle capacity remains while another resource is fully used.
- Cause: tight coupling of different resource types on one motherboard
- Result: servers overprovisions resources to handle workloads with peak capacity demands.



Limitations – Data sharing



- Distributed systems often rely on fine-grained synchronization
- Updates are often small and latency sensitive
 - Example: distributed databases with
 - 1 kB sized pages
 - Distributed consensus (e.g., data communicated to agree on what transactions to commit to a database in which order) with even smaller updates.
- With small data chunks, communication delay in typical datacenter network dominates the wait time for updates, slowing down these use-cases.

Limitations of PCIe and DDR



- Non-coherent Memory Access (PCIe)
 - Caching data allows exploiting the temporal and spatial locality of data accesses
- Memory Bandwidth Limitations (DDR)
 - DDR memory bandwidth grows, but doesn't match the growing number of cores per CPU
- Homogeneous Memory mediate type (DDR)
 - DDR-attached memory must support DRAM-specific commands, lacking adoption of new media types
- CPU-coupled memory (DDR)
 - hinders independent scaling of individual resources
- Memory Sharing (PCIe)
 - PCIe doesn't support sharing memory across systems while maintaining cache coherent access.



Compute Express Link (CXL)

CXL Technology Basics

ТΙΠ

- Memory speed-access over PCIe physical layer
- Supports new architectures:
 - Disaggregated memory
 - Pooled memory
 - Switches for memory fabrics
 - Shared memory
 - Persistent memory



CXL Protocols



CXL defines three protocols that are negotiated over the PCIe

CXL.io


- Base protocol: used for e.g., device enumeration, initialization, device registration
- Based on PCIe 5.0/6.0
- Non-coherent load-store semantics of PCIe

CXL.cache

Devices can cache data stored in system memory

CXL.mem

- CPU can access and cache data stored in CXL device memory
- CXL.io is mandatory to get an endpoint on CXL. CXL.cache and/or CXL.mem are add ons so to speak.




CXL Device types





- Type 1 device
- Benefits from having a coherency, to perform complex atomic ops
 - e.g., NICs

- Type 2 device
- Coherency to the host memory
 - e.g., accelerators like GPUs
- Type 3 device
- Memory Buffers
 - Memory extensions with
 - different mem media types

https://computeexpresslink.org/wp-content/uploads/2024/03/CXL_3.1-Webinar-Presentation_Feb_2024.pdf








CXL revisions



https://computeexpresslink.org/wp-content/uploads/2024/03/CXL_3.1-Webinar-Presentation_Feb_2024.pdf






Managing Cache Coherence

CXL.cache protocol




- Device can cache data stored in host memory
- Using the MESI protocol with a 64 Byte cache line size
- Asymmetric coherence protocol
 - Host manages all tracking of coherence for peer caches
 - Keep the protocol simple at the device
 - Device never directly interacts with any peer cache
 - Device only manages its own cache and sends requests to the host



CXL.mem protocol

ТΙΠ


- Enables device to expose device memory
- Simple reads and writes from the host to device memory
- The protocol is memory media type independent
 - DRAM, Pmem, HBM, flash memory
- Allows a device to back-invalidate cache line copies with CXL 3.0
- Memory integrated via CXL.mem is part of the unified virtual memory address space.



CPU cache hierarchy with CXL



- Multiple levels of coherent caches
- L1: small capacity, lower latency, highest bandwidth
- L2: larger capacity, might be shared between multiple cores
- L3/LLC: higher capacity, higher latency, shared between many CPU cores
- CXL allows devices to directly engage in the cache hierarchy of a CPU below the LLC







Topologies


Topology Scope



https://snia.org/sites/default/files/CMSC/2025-0326_Unlocking_CXL_Webinar_Final.pdf








Extended memory hierarchy








Demystifying CXL


Performance numbers across modes





Bandwidth across modes





https://snia.org/sites/default/files/CMSC/2025-0326_Unlocking_CXL_Webinar_Final.pdf


Benchmarks (demo)



Level1Techs Real World Demo




"Benchmarking the Xeon 6 6787P in the Supermicro 222H-TN"






SMART 4-DIMM AIC



First CXL-switch (2.0) deployment





src: Yang et al. Unlocking the Potential of CXL for Disaggregated Memory in Cloud-Native Databases

DRAM vs. CXL vs. RDMA latency comparison



Table 1: Access latency comparison between DRAM and CXL

	DRAM		CXL w/o switch		CXL w. switch	
	Local	Remote	Local	Remote	Local	Remote
Latency (ns)	146	231	265.2	345.9	549	651

Table 2: Data transfer latency of RDMA vs CXL

Size –	Write latency (μ s)		Read later	ncy (µs)
	RDMA	CXL	RDMA	CXL
64B	4.48	0.78	4.55	0.75
512B	4.69	0.84	4.79	0.85
1KB	4.77	0.88	4.91	1.07
4KB	5.06	1.02	5.58	1.86
16KB	6.12	1.68	7.13	2.46

Disaggregated Memory in Cloud-Native Databases src: Yang et al. Unlocking the Potential of CXL for

Available hardware



Intel

- Sapphire Rapids (CXL 1.1) (2023)
- Emerald Rapids (CXL 1.1) (2023)
- Granite Rapids (CXL 2.0), released 2024
- Diamond Rapids (CXI 3.0), expected 2025

AMD

- AMD Genoa (CXL 1.1) (2022)
- AMD Bergamo (CXL 1.1) (2023)
- AMD Turin (CXL 2.0) (2024)
- AMD Venice (CXL 3.0) (2025)

ARM

Neoverse v3: up to 128 crores, CXL 3.0, HBM3

Available Hardware



Samsung

- CXL memory module DRAM (CMM-D)
 - x8 PCle5
 - 256 GB
 - Bandwidth up to 28 GB/s
 - 520 ns average latency
- CXL memory module Box (CMM-B)
 - Host up to 24x CMM-D devices
 - Total capacity (3-24 TiB)
 - CXL 1.1 and 2.0 compliant
 - Supports SDL memory pooling



https://semiconductor.samsung.com/news-events/tech-blog/cxl-memory-module-box-cmm-b/

Programming with Device memory (CXL 1.1)



- The OS identifies CXL device memory as memory-only NUMA node
- Allows programmers to utilize NUMA-related system calls to interact with the device memory
- Examples:
 - mbind: set the memory allocation policy for a specific memory regions
 - set_mpolicy: set the memory allocation policy for the calling thread and its children
 - move_pages: move pages of a process to another NUMA node



CXL in research/products

CXL work on cloud platforms



Pond: CXL-Based Memory Pooling Systems for Cloud Platforms

Huaicheng Li Virginia Tech Carnegie Mellon University USA

> Daniel Ernst Microsoft Azure USA

Monish Shah Microsoft Azure USA

Ishwar Agarwal Intel USA Daniel S. Berger Microsoft Azure University of Washington USA

> Pantea Zardoshti Microsoft Azure USA

Samir Rajadnya Microsoft Azure USA

Mark D. Hill Microsoft Azure University of Wisconsin-Madison USA

> Ricardo Bianchini Microsoft Azure USA

Lisa Hsu Unaffiliated USA

Stanko Novakovic Google USA

> Scott Lee Microsoft USA

Marcus Fontoura Stone Co USA

ASPLOS 2023

- CXL-based full-stack memory pool for cloud deployment
- Analysis on workload sensitivity to memory latency
- Analysis of the effectiveness and latency of different CXL memory pool sizes
- Prediction model for latency and resource management at datacenter scale
- Evaluation based on emulated CXL memory accesso




Figure 7: Pool size and latency tradeoffs (§4.1). Small Pond pools of 8-16 sockets add only 75-90ns relative to NUMA local DRAM. Latency increases for larger pools that require retimers and a switch.

CXL for in-memory DBMSs using SAP HANA



An Examination of CXL Memory Use Cases for In-Memory Database Management Systems using SAP HANA

Minseon Ahn minseon.ahn@sap.com SAP Labs Korea

Donghun Lee dong.hun.lee@sap.com SAP Labs Korea

Jungmin Kim jimmy.kim@sap.com SAP Labs Korea Thomas Willhalm thomas.willhalm@intel.com Intel Deutschland GmbH

Suprasad Mutalik Desai suprasad.desai@intel.com Intel Technology India Pvt. Ltd.

Navneet Singh navneet.singh@intel.com Intel Technology India Pvt. Ltd.

> Oliver Rebholz oliver.rebholz@sap.com SAP SE

Norman May norman.may@sap.com SAP SE

Daniel Booss daniel.booss@sap.com SAP SE

Daniel Ritter daniel.ritter@sap.com SAP SE

- VLDB 2024
- Dynamic memory expansion with CXL memory devices for in-memory RDBMSs
- Performance impact of increased latency/lower bandwidth depends on memory access patterns of data structures
- Feasibility of CXL shared memory to improve restart times during failover.
- CXL shows almost no performance degradation for OLTP and 40-84% reduction of restart times.




Figure 10: System overview for failover with fast restart

CXL for disaggregated Cloud-Native DBs



Unlocking the Potential of CXL for Disaggregated Memory in Cloud-Native Databases

Xinjun Yang Alibaba Cloud Computing Sunnyvale, CA, USA

Gerry Fan XConn Technologies San Jose, CA, USA

Yuhui Wang Alibaba Cloud Computing Hangzhou, China Yingqiang Zhang Alibaba Cloud Computing Hangzhou, China

Yang Kong Alibaba Cloud Computing Hangzhou, China

Tao Huang Alibaba Cloud Computing Hangzhou, China Hao Chen* Alibaba Cloud Computing Hangzhou, China

Bo Wang Alibaba Cloud Computing Hangzhou, China

Wenpu Hu Alibaba Cloud Computing Hangzhou, China Feifei Li Alibaba Cloud Computing Hangzhou, China

Jing Fang Alibaba Cloud Computing Hangzhou, China

Jim Kao XConn Technologies San Jose, CA, USA

Jianping Jiang XConn Technologies San Jose, CA, USA




Figure 5: Physical topology of PolarCXLMem deployment.

SIGMOD 2025

- First commercial deployment/academic report with CXL 2.0 switch-based disaggregated memory system
- Supports novel instant recovery scheme, fast buffer pool warm-up after a crash.
- Presents a new software-based cache-coherency protocol to facilitate data sharing between multi-primary database nodes
- Can improve throughput up to 2x in pooling, and 1.55x in sharing scenarios compared to RDMA-based solutions

Table 3: Performance of TPC-C and TATP workloads

		RDMA 10% LBP	RDMA 30% LBP	PolarCXLMem
TPC-C	TpmC (M)	1.11	1.65	1.92
	P95. latency (ms)	44.18	29.34	25.32
	Memory overhead	1.1×	1.3×	1×
TATP	QPS (M)	2.35	2.77	3.61
	Avg. latency (ms)	1.27	1.07	0.82
	Memory overhead	1.1×	1.3×	1×

Towards memory-centric DBs and programming model



From our research group:

Programming Fully Disaggregated Systems

Christoph Anneser Lukas Vogel Ferdinand Gruber Maximilian Bandle Jana Giceva Technical University of Munich firstname.lastname@in.tum.de

Abstract

With full resource disaggregation on the horizon, it is unclear what the most suitable programming model is that enables dataflow developers to fully harvest the potential that recent hardware developments offer. In our vision, we propose to raise the abstraction level to allow developers to primarily reason about their dataflow and the requirements that need to be met by the underlying system in a declarative fashion. Underneath, the system works with typed memory regions and uses the notion of ownership that allows for more flexible memory management across the different compute devices and the tasks mapped onto them. This requires a holistic approach that crosses multiple layers of the system stack




Figure 1: Moving from a compute-centric to a memorycontrie prohitocture

Databases in the Era of Memory-Centric Computing

Yannis Chronis chronis@google.com Google

Helena Caminal hcaminal@google.com Google

Anastasia Ailamaki anastasia.ailamaki@epfl.ch

Jana Gičeva iana.giceva@in.tum.de Technische Universität München

Lawrence Benson lawrence.benson@tum.de Technische Universität München


Dave Patterson davidpatterson@google.com Google

Eric Sedlar eric.sedlar@oracle.com Oracle Labs

ABSTRACT

The increasing disparity between processor core counts and memory bandwidth, coupled with the rising cost and underutilization of memory, introduces a performance and cost Memory Wall and presents a significant challenge to the scalability of database systems. We argue that current processor-centric designs are unsustainable, and we advocate for a shift towards memory-centric computing, where disaggregated memory pools enable cost-effective scaling and robust performance. Database systems are uniquely positioned to leverage memory-centric systems because of their intrinsic data-centric nature. We demonstrate how memory-centric database operations can be realized with current hardware, paying

Lisa Wu Wills lisa@cs.duke.edu **Duke University**



References



- Lecture notes from Hardware-conscious Data Processing (HPI) Marcel Weisgut
- CXL consortium
 - An Introduction to Computer Express Link (CXL) Technology (<u>link</u>)
 - Introducing the CXL 3.1 Specification (<u>link</u>)
 - Opportunities and Challenges for CXL (<u>link</u>)
- SNIA consortium
 - Unlocking CXL's Potential: Revolutionizing Server Memory and Performance (<u>link</u>)
- Research papers:
 - Li et al. "Pond: CXL-Based Memory Pooling Systems for Cloud Platforms"
 - Ahn et al. "An Examination of CXL use-cases for INDBMS using SAP HANA" VLDB 2024
 - Yang et al. "Unlocking the Potential of CXL for Disaggregated Memory in Cloud-Native Databases
 SIGMOD 2025 (Best paper award for industry track)
 - Zhong et al. "My CXL Pool Obviates Your PCIe Switch" HotOS 2025