

ADAPA NAGA DURGA SRINIVAS

Tuni, Andhra Pradesh, India | adapasrinivas2004@gmail.com | +91 78427 17314

<https://www.linkedin.com/in/srinivas-adapa> | <https://github.com/adapasrinivas01>

Summary

Enthusiastic Electronics and Communication Engineering undergraduate with hands-on experience in embedded systems, digital design, and automation projects. Skilled in Verilog, SystemVerilog, Python, C, and FPGA programming. Completed internship at TechnicalHub, Surampalem, and developed projects like an Automated Car System and Vedic Multiplier. Strong problem-solving and analytical skills, eager to contribute to innovative electronics and VLSI projects.

Education

Aditya Engineering College, Bachelor of Technology (B.Tech.) in Electronics and Communication Sept 2023 – Sept 2027

- GPA: 7.5/10

• **Coursework:** Basic Electronics, Digital Circuits, Signals and Systems, Communication Fundamentals

Intermediate - Sri Prakash Junior College, Intermediate in Maths, Physics and Chemistry (MPC) Mar 2021 – Mar 2022

- Marks: 881/1000

• **Coursework:** Mathematics (Calculus, Algebra, Trigonometry, Vectors, Probability), Physics (Mechanics, Electricity and Magnetism), Chemistry (Physical, Organic, Inorganic Chemistry) Core subjects in MPC stream.

Experience

VLSI Intern, TechnicalHub, Surampalem May 2025 - July 2025

- Worked on EDA Playground for simulation and testing of digital designs.
- Gained hands-on experience in VLSI design, Verilog, and SystemVerilog.
- Assisted in testing and debugging Verilog/SystemVerilog code for combinational and sequential circuits.
- Enhanced understanding of hardware description languages (HDL) and digital logic concepts.
- Gained exposure to FPGA/ASIC design flow and verification techniques.

Projects

Automated Car System

- Designed and implemented an automated car using Verilog and SystemVerilog with obstacle detection and avoidance.
- Developed digital logic modules for autonomous navigation and safe path following.
- Simulated and validated system performance on FPGA/EDA tools for real-time reliability.
- Tools Used: Verilog and System Verilog.

Vedic Multiplier

- Designed and implemented a high-speed digital multiplier using Verilog and SystemVerilog based on Vedic mathematics principles.
- Optimized multiplier architecture for reduced delay and efficient hardware utilization.
- Simulated and verified functionality on FPGA/EDA tools, ensuring accurate and reliable operations.
- Tools Used: Verilog and System Verilog

Technologies

Languages: C++, C, Python, SQL.

Technologies and Tools: Verilog, SystemVerilog, PCB basics, FPGA, MATLAB, EDA playground.