

Digital Clock Report

EE23BTECH11203 : Adarsh A

EE23BTECH11210 : Machineni Dhyana Teja

1 Introduction

This report presents the implementation of a "Digital clock" (with some features (timer, day and year)) on Vaman Board using Verilog HDL.

1.1 Apparatus

- Vaman Board
- 16 x 2 LCD Display
- 10k Potentiometer
- Breadboard
- Jumper wires

1.2 Vaman board Pinouts

The PU64 package, describes the pin definitions of this board used in this project


Refer : [Pinouts](#)

1.3 16x2 LCD Display

This LCD is comprised of 16 pins and the brief overview of the functionality of each pin is discussed below.

- VSS (Ground): This pin is connected to ground (0V) and serves as the reference for all other voltages on the LCD.
- VDD (Power Supply): This pin is connected to the positive power supply (+5V from the Vaman) and provides power to the LCD.

- VO (Contrast Adjustment): This pin is used to adjust the contrast of the display. By varying the voltage (for which the potentiometer is connected) applied to this pin, you can control the contrast of the characters displayed on the LCD.
- RS (Register Select): This pin determines whether data sent to the LCD is interpreted as a command (RS=0) or as character data (RS=1).
- RW (Read/Write): This pin determines the direction of data transfer between the microcontroller and the LCD. When RW is high, the microcontroller reads from the LCD; when RW is low, the microcontroller writes to the LCD.
- E (Enable): This pin is used to enable the LCD. When a high-to-low pulse is applied to this pin, the LCD reads the data present on its data pins.
- DB0-DB7 (Data Pins): These eight pins are used to send data and commands to the LCD. When writing data to the LCD, these pins carry the ASCII code of the characters to be displayed. When sending commands, these pins carry control signals to configure the LCD (e.g., clear display, set cursor position).
- A (Backlight Anode): This pin is connected to the anode of the backlight LED(s). Applying a voltage to this pin turns on the backlight and controls its brightness.
- K (Backlight Cathode): This pin is connected to the cathode of the backlight LED(s). Connecting this pin to ground completes the circuit and turns on the backlight.



Vaman board and LCD Display

2 Verilog Code

2.1 The Design ("des.v")

```
1      module des(input switch, input dd, input timer, input start, input stop,
2                output reg LCD_RS, output reg LCD_E, output reg[7:4] DATA, output
3                redled, output blueled);
4
5      wire clk;
6
7      qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
8        .Sys_Clk0 (clk)
9      );
10
11     reg clk1 = 0;
12     reg [26:0] x=0;
13     integer i = 1;
14     integer c = 3;
15     integer sec = 0;
16     reg [5:0] min;
17     reg [4:0] hr_24;
18     reg [3:0] hr_12;
19     integer o;
20     reg [25:0] count=0;
21     reg [3:0] Datas [1:77];
22     reg [3:0] b = 0;
23     integer sect;
24     integer seco;
25     integer mint;
26     integer mino;
27     integer hrt;
28     integer hro;
29     reg led1;
30     reg led2;
31     integer k = 0;
32     integer w = 0;
33     reg [5:0] st;
34     reg [5:0] mt;
35     reg [5:0] ht;
36     reg [5:0] st_i;
37     reg [5:0] mt_i;
38     reg [5:0] ht_i;
39     integer year;
40     integer htt;
41     integer hto;
42     integer mtt;
43     integer mto;
44     integer stt;
45     integer sto;
46     integer day;
47     integer j = 0;
48     integer yth,yh,yt,yo;
49
50     always @(posedge clk) begin
51
52         if (j == 0) begin
53             //Initialising Year
```

```

52         year = 2024;
53         j = j + 1;
54     end
55
56     x = x + 1;
57
58     if(x > 60000000) begin
59         clk1 = !clk1; //Clock with period 1sec
60         x = 0;
61     end
62
63     yth = year / 1000;
64     yh = (year % 1000) / 100;
65     yt = ((year % 1000) % 100) / 10;
66     yo = ((year % 1000) % 100) % 10;
67
68 end
69 always @(posedge clk1) begin
70
71     if (k == 0) begin
72         min = 59; //Initialising Clock time and Day
73         hr_24 = 23;
74         hr_12 = (hr_24 <= 12) ? hr_24 : (hr_24 - 12);
75         day = 5;
76         k = k + 1;
77     end
78
79     else begin
80
81         if (sec < 59) begin
82             sec = sec + 1;
83         end
84
85         else begin
86             sec = 0;
87         end
88
89         if (sec == 0 & min < 59) begin
90             min = min + 1;
91         end
92
93         else if (sec > 0) begin
94             min = min;
95         end
96
97         else begin
98             min = 0;
99         end
100
101         if (sec == 0 & min == 0 & hr_24 <= 23) begin
102             hr_24 = hr_24 + 1;
103         end
104
105         else begin
106             hr_24 = hr_24;
107         end
108
109         if (hr_24 > 23) begin
110             hr_24 = 0;

```

```

111         day = day + 1;
112
113         if (day > 6) begin
114             day = 0;
115         end
116     end
117
118     if (sec == 0 & min == 0 & hr_24 <= 12) begin
119         hr_12 = hr_12 + 1;
120     end
121
122     else begin
123         hr_12 = hr_12;
124     end
125
126     if (hr_12 > 12) begin
127         hr_12 = 1;
128     end
129
130 end
131
132 seco = sec % 10;
133 sect = (sec - seco) / 10;
134
135 mino = min % 10;
136 mint = (min - mino) / 10;
137
138 if (switch == 1) begin
139
140     hro = hr_12 % 10;
141     hrt = (hr_12 - hro) / 10;
142     led2 = (hr_24 <= 12) ? 0 : 1; // Blue led blinks when PM
143 end
144
145 else begin
146
147     hro = hr_24 % 10;
148     hrt = (hr_24 - hro) / 10;
149     led2 = 0;
150 end
151 end
152
153
154 always @(posedge clk1) begin
155
156     if (w == 0) begin
157         ht_i = 0; //Initialising Timer
158         mt_i = 0;
159         st_i = 30;
160         mt = mt_i;
161         ht = ht_i;
162         st = st_i;
163         w = w + 1;
164     end
165
166     else if (start == 1 & w != 2) begin
167
168         if (stop != 1 & st >= 0) begin
169             if (st > 0)

```

```

170         st = st - 1;
171     else
172         st = 59;
173     end
174
175
176     if (stop != 1 & st == 59 & mt >= 0) begin
177         if (mt > 0)
178             mt = mt - 1;
179         else
180             mt = 59;
181         end
182
183         if (stop != 1 & st == 59 & mt == 59 & ht > 0) begin
184             ht = ht - 1;
185         end
186
187         if (st == 0 & mt == 0 & ht == 0) begin
188             if (stop != 1)
189                 led1 = 1;
190             else
191                 led1 = 0;
192                 w = 2;
193             end
194
195             if (stop == 1) begin
196                 st = st_i;
197                 mt = mt_i;
198                 ht = ht_i;
199             end
200         end
201
202     else begin
203         led1 = 0;
204     end
205
206     if (st == 0 & mt == 0 & ht == 0) begin
207         if (stop != 1) begin
208             led1 = 1; //Red led blinks when timer hits zero
209         end
210         else begin
211             st = st_i;
212             mt = mt_i;
213             ht = ht_i;
214             w = 0;
215         end
216     end
217
218     sto = st % 10;
219     stt = (st - sto) / 10;
220
221     mto = mt % 10;
222     mtt = (mt - mto) / 10;
223
224     hto = ht % 10;
225     htt = (ht - hto) / 10;
226
227 end
228

```

```

229
230 assign redled = led1;
231 assign blueled = led2;
232
233 always @(posedge clk) begin
234     Datas[1] = 4'h3;      //-- initializing controller--
235     Datas[2] = 4'h3;
236     Datas[3] = 4'h3;      //-- set to 4-bit input mode --
237     Datas[4] = 4'h2;
238     Datas[5] = 4'h2;      //--2 line, 5x7 matrix --
239     Datas[6] = 4'h8;
240     Datas[7] = 4'h0;      //--turn cursor off (0x0E to enable) --
241     Datas[8] = 4'hC;
242     Datas[9] = 4'h0;      //-- cursor direction = right --
243     Datas[10] = 4'h6;
244     Datas[11] = 4'h0;     //-- start with clear display --
245     Datas[12] = 4'h1;
246     Datas[13] = 4'h8;     //--starting from line 1
247     Datas[14] = 4'h0;
248     Datas[15] = 1'b1;
249
250     if (timer == 1 & dd != 1) begin
251
252         Datas[16] = 4'h2;
253         Datas[17] = 4'h0;
254         Datas[18] = 4'h2;
255         Datas[19] = 4'h0;
256         Datas[20] = 4'h2;
257         Datas[21] = 4'h0;
258         Datas[22] = 4'h2;
259         Datas[23] = 4'h0;
260         Datas[24] = 4'h2;
261         Datas[25] = 4'h0;
262         Datas[26] = 4'h2;
263         Datas[27] = 4'h3;
264         Datas[28] = 4'h5;
265         Datas[29] = 4'h4;
266         Datas[30] = 4'h4;
267         Datas[31] = 4'h9;
268         Datas[32] = 4'h4;
269         Datas[33] = 4'hD;
270         Datas[34] = 4'h4;
271         Datas[35] = 4'h5;
272         Datas[36] = 4'h5;
273         Datas[37] = 4'h2;
274         Datas[38] = 4'h2;
275         Datas[39] = 4'h0;
276         Datas[40] = 4'h2;
277         Datas[41] = 4'h0;
278         Datas[42] = 4'h2;
279         Datas[43] = 4'h0;
280     end
281
282     else if (dd == 1) begin
283
284         Datas[16] = 4'h4;
285         Datas[17] = 4'h4;
286         Datas[18] = 4'h6;
287         Datas[19] = 4'h1;

```

```

288     Datas[20] = 4'h7;
289     Datas[21] = 4'h9;
290     Datas[22] = 4'h2;
291     Datas[23] = 4'h0;
292     Datas[24] = 4'h3;
293     Datas[25] = 4'hA;
294     Datas[26] = 4'h2;
295     Datas[27] = 4'h0;
296
297     case(day)
298     1 : begin
299         Datas[28] = 4'h4; //4d 6f 6e 64 61 79
300         Datas[29] = 4'hD;
301         Datas[30] = 4'h6;
302         Datas[31] = 4'hF;
303         Datas[32] = 4'h6;
304         Datas[33] = 4'hE;
305         Datas[34] = 4'h6;
306         Datas[35] = 4'h4;
307         Datas[36] = 4'h6;
308         Datas[37] = 4'h1;
309         Datas[38] = 4'h7;
310         Datas[39] = 4'h9;
311         Datas[40] = 4'h2;
312         Datas[41] = 4'h0;
313         Datas[42] = 4'h2;
314         Datas[43] = 4'h0;
315
316     end
317
318     0 : begin
319         Datas[28] = 4'h5; //53 75 6e 64 61 79
320         Datas[29] = 4'h3;
321         Datas[30] = 4'h7;
322         Datas[31] = 4'h5;
323         Datas[32] = 4'h6;
324         Datas[33] = 4'hE;
325         Datas[34] = 4'h6;
326         Datas[35] = 4'h4;
327         Datas[36] = 4'h6;
328         Datas[37] = 4'h1;
329         Datas[38] = 4'h7;
330         Datas[39] = 4'h9;
331         Datas[40] = 4'h2;
332         Datas[41] = 4'h0;
333         Datas[42] = 4'h2;
334         Datas[43] = 4'h0;
335
336     end
337
338     2 : begin
339         Datas[28] = 4'h5; //54 75 65 73 64 61 79
340         Datas[29] = 4'h4;
341         Datas[30] = 4'h7;
342         Datas[31] = 4'h5;
343         Datas[32] = 4'h6;
344         Datas[33] = 4'h5;
345         Datas[34] = 4'h7;
346         Datas[35] = 4'h3;

```



```

347         Datas[36] = 4'h6;
348         Datas[37] = 4'h4;
349         Datas[38] = 4'h6;
350         Datas[39] = 4'h1;
351         Datas[40] = 4'h7;
352         Datas[41] = 4'h9;
353         Datas[42] = 4'h2;
354         Datas[43] = 4'h0;
355     end
356
357     3 : begin
358         Datas[28] = 4'h5; //57 65 64 2d 64 61 79
359         Datas[29] = 4'h7;
360         Datas[30] = 4'h6;
361         Datas[31] = 4'h5;
362         Datas[32] = 4'h6;
363         Datas[33] = 4'h4;
364         Datas[34] = 4'h2;
365         Datas[35] = 4'hD;
366         Datas[36] = 4'h6;
367         Datas[37] = 4'h4;
368         Datas[38] = 4'h6;
369         Datas[39] = 4'h1;
370         Datas[40] = 4'h7;
371         Datas[41] = 4'h9;
372         Datas[42] = 4'h2;
373         Datas[43] = 4'h0;
374     end
375
376     4 : begin
377         Datas[28] = 4'h5; //54 68 75 72 73 64 61 79
378         Datas[29] = 4'h4;
379         Datas[30] = 4'h6;
380         Datas[31] = 4'h8;
381         Datas[32] = 4'h7;
382         Datas[33] = 4'h5;
383         Datas[34] = 4'h7;
384         Datas[35] = 4'h2;
385         Datas[36] = 4'h7;
386         Datas[37] = 4'h3;
387         Datas[38] = 4'h6;
388         Datas[39] = 4'h4;
389         Datas[40] = 4'h6;
390         Datas[41] = 4'h1;
391         Datas[42] = 4'h7;
392         Datas[43] = 4'h9;
393     end
394
395     5 : begin
396         Datas[28] = 4'h4; //46 72 69 64 61 79
397         Datas[29] = 4'h6;
398         Datas[30] = 4'h7;
399         Datas[31] = 4'h2;
400         Datas[32] = 4'h6;
401         Datas[33] = 4'h9;
402         Datas[34] = 4'h6;
403         Datas[35] = 4'h4;
404         Datas[36] = 4'h6;
405         Datas[37] = 4'h1;

```

```

406         Datas[38] = 4'h7;
407         Datas[39] = 4'h9;
408         Datas[40] = 4'h2;
409         Datas[41] = 4'h0;
410         Datas[42] = 4'h2;
411         Datas[43] = 4'h0;
412     end
413
414     6 : begin
415         Datas[28] = 4'h5; //53 61 74 75 72 64 61 79
416         Datas[29] = 4'h3;
417         Datas[30] = 4'h6;
418         Datas[31] = 4'h1;
419         Datas[32] = 4'h7;
420         Datas[33] = 4'h4;
421         Datas[34] = 4'h7;
422         Datas[35] = 4'h5;
423         Datas[36] = 4'h7;
424         Datas[37] = 4'h2;
425         Datas[38] = 4'h6;
426         Datas[39] = 4'h4;
427         Datas[40] = 4'h6;
428         Datas[41] = 4'h1;
429         Datas[42] = 4'h7;
430         Datas[43] = 4'h9;
431     end
432     endcase
433 end
434
435 else begin
436
437         Datas[16] = 4'h2;
438         Datas[17] = 4'h0;
439         Datas[18] = 4'h2;
440         Datas[19] = 4'h0;
441         Datas[20] = c;
442         Datas[21] = hrt;
443         Datas[22] = c;
444         Datas[23] = hro;
445         Datas[24] = 4'h2;
446         Datas[25] = 4'h0;
447         Datas[26] = 4'h3;
448         Datas[27] = 4'hA;
449         Datas[28] = 4'h2;
450         Datas[29] = 4'h0;
451         Datas[30] = c;
452         Datas[31] = mint;
453         Datas[32] = c;
454         Datas[33] = mino;
455         Datas[34] = 4'h2;
456         Datas[35] = 4'h0;
457         Datas[36] = 4'h3;
458         Datas[37] = 4'hA;
459         Datas[38] = 4'h2;
460         Datas[39] = 4'h0;
461         Datas[40] = c;
462         Datas[41] = sect;
463         Datas[42] = c;
464         Datas[43] = seco;

```

```

465     end
466
467     Datas[44] = 4'hC; //next line
468     Datas[45] = 4'h0;
469
470     if (switch == 1 & timer != 1 & dd != 1) begin
471
472         Datas[46] = 4'h4;
473         Datas[47] = 4'h3;
474         Datas[48] = 4'h4;
475         Datas[49] = 4'hC;
476         Datas[50] = 4'h4;
477         Datas[51] = 4'hF;
478         Datas[52] = 4'h4;
479         Datas[53] = 4'h3;
480         Datas[54] = 4'h4;
481         Datas[55] = 4'hB;
482         Datas[56] = 4'h2;
483         Datas[57] = 4'h0;
484         Datas[58] = c;
485         Datas[59] = 1;
486         Datas[60] = c;
487         Datas[61] = 2;
488         Datas[62] = 4'h6;
489         Datas[63] = 4'h8;
490         Datas[64] = 4'h2;
491         Datas[65] = 4'h0;
492
493         if (hr_24 > 12) begin
494             Datas[66] = 4'h5;
495             Datas[67] = 4'h0;
496         end
497         else begin
498             Datas[66] = 4'h4;
499             Datas[67] = 4'h1;
500         end
501         Datas[68] = 4'h4;
502         Datas[69] = 4'hD;
503         Datas[70] = 4'h2;
504         Datas[71] = 4'h0;
505         Datas[72] = 4'h4;
506         Datas[73] = 4'h9;
507         Datas[74] = 4'h5;
508         Datas[75] = 4'h3;
509         Datas[76] = 4'h5;
510         Datas[77] = 4'h4;
511     end
512
513     else if (timer == 1 & dd != 1) begin
514
515         Datas[46] = 4'h2;
516         Datas[47] = 4'h0;
517         Datas[48] = 4'h2;
518         Datas[49] = 4'h0;
519         Datas[50] = c;
520         Datas[51] = htt;
521         Datas[52] = c;
522         Datas[53] = hto;
523         Datas[54] = 4'h2;

```

```

524         Datas[55] = 4'h0;
525         Datas[56] = 4'h3;
526         Datas[57] = 4'hA;
527         Datas[58] = 4'h2;
528         Datas[59] = 4'h0;
529         Datas[60] = c;
530         Datas[61] = mtt;
531         Datas[62] = c;
532         Datas[63] = mto;
533         Datas[64] = 4'h2;
534         Datas[65] = 4'h0;
535         Datas[66] = 4'h3;
536         Datas[67] = 4'hA;
537         Datas[68] = 4'h2;
538         Datas[69] = 4'h0;
539         Datas[70] = c;
540         Datas[71] = stt;
541         Datas[72] = c;
542         Datas[73] = sto;
543         Datas[74] = 4'h2;
544         Datas[75] = 4'h0;
545         Datas[76] = 4'h2;
546         Datas[77] = 4'h0;
547     end
548
549     else if (dd == 1) begin
550
551         Datas[46] = 4'h5; //59 65 61 72 20 3a 20
552         Datas[47] = 4'h9;
553         Datas[48] = 4'h6;
554         Datas[49] = 4'h5;
555         Datas[50] = 4'h6;
556         Datas[51] = 4'h1;
557         Datas[52] = 4'h7;
558         Datas[53] = 4'h2;
559         Datas[54] = 4'h2;
560         Datas[55] = 4'h0;
561         Datas[56] = 4'h3;
562         Datas[57] = 4'hA;
563         Datas[58] = 4'h2;
564         Datas[59] = 4'h0;
565         Datas[60] = c;
566         Datas[61] = yth;
567         Datas[62] = c;
568         Datas[63] = yh;
569         Datas[64] = c;
570         Datas[65] = yt;
571         Datas[66] = c;
572         Datas[67] = yo;
573         Datas[68] = 4'h2;
574         Datas[69] = 4'h0;
575         Datas[70] = 4'h2;
576         Datas[71] = 4'h0;
577         Datas[72] = 4'h2;
578         Datas[73] = 4'h0;
579         Datas[74] = 4'h2;
580         Datas[75] = 4'h0;
581         Datas[76] = 4'h2;
582         Datas[77] = 4'h0;

```

```

583     end
584
585     else begin
586
587         Datas[46] = 4'h2;
588         Datas[47] = 4'h0;
589         Datas[48] = 4'h4;
590         Datas[49] = 4'h3;
591         Datas[50] = 4'h4;
592         Datas[51] = 4'hC;
593         Datas[52] = 4'h4;
594         Datas[53] = 4'hF;
595         Datas[54] = 4'h4;
596         Datas[55] = 4'h3;
597         Datas[56] = 4'h4;
598         Datas[57] = 4'hB;
599         Datas[58] = 4'h2;
600         Datas[59] = 4'h0;
601         Datas[60] = c;
602         Datas[61] = 2;
603         Datas[62] = c;
604         Datas[63] = 4;
605         Datas[64] = 4'h6;
606         Datas[65] = 4'h8;
607         Datas[66] = 4'h7;
608         Datas[67] = 4'h2;
609         Datas[68] = 4'h2;
610         Datas[69] = 4'h0;
611         Datas[70] = 4'h4;
612         Datas[71] = 4'h9;
613         Datas[72] = 4'h5;
614         Datas[73] = 4'h3;
615         Datas[74] = 4'h5;
616         Datas[75] = 4'h4;
617         Datas[76] = 4'h2;
618         Datas[77] = 4'h0;
619     end
620 end
621
622 always @(posedge clk) begin
623
624     if (i <= 14) begin
625
626         LCD_RS <= 1'b0;
627         DATA = Datas[i];
628         LCD_E <= 1'b1;
629
630         if (count == 800) begin //waiting 40us
631             LCD_E <= 1'b0;
632             count <= 0;
633             i <= i + 1;
634         end
635         else
636             count <= count + 1;
637
638     end
639     if (i==15) begin
640         if (count==60000) begin //waiting 3ms
641             count <= 0;

```

```

642         i <= i + 1;
643     end
644     else
645         count <= count + 1;
646     end
647     if (i > 15 & i <= 43) begin
648
649         LCD_RS <= 1'b1;
650         DATA = Datas[i];
651         LCD_E <= 1'b1;
652
653         if (count == 800) begin //waiting 40us
654             LCD_E <= 1'b0;
655             count <= 0;
656             i <= i + 1;
657         end
658         else
659             count <= count + 1;
660     end
661
662     if (i >= 44 & i <= 45) begin
663         LCD_RS <= 1'b0;
664         DATA = Datas[i];
665         LCD_E <= 1'b1;
666
667         if (count == 800)begin //waiting 40us
668             LCD_E <= 1'b0;
669             count <= 0;
670             i <= i + 1;
671         end
672
673         else
674             count <= count + 1;
675
676     end
677
678     if (i > 45 & i <= 77) begin
679         LCD_RS <= 1'b1;
680         DATA = Datas[i];
681         LCD_E <= 1'b1;
682
683         if (count == 800)begin //waiting 40us
684             LCD_E <= 1'b0;
685             count <= 0;
686             i <= i + 1;
687         end
688         else
689             count <= count + 1;
690     end
691
692     if (i > 77) begin
693         i <= 13;
694     end
695
696 end
697 endmodule

```

2.2 Assigning the pins ("port.pcf")

```
1 //LCD_E:IO_9 ,LCD_RS:IO_10 ,DATA(7):IO_11 ,DATA(6):IO_12 ,DATA(5):  
2   IO_13 ,DATA(4):IO_14, switch : IO_21, timer : IO_30, start : IO_31,  
3   stop : IO_29, dd : IO_26  
4 set_io LCD_E 60  
5 set_io LCD_RS 59  
6 set_io DATA(7) 57  
7 set_io DATA(6) 56  
8 set_io DATA(5) 55  
9 set_io DATA(4) 54  
10 set_io redled 34  
11 set_io blueled 38  
12 set_io switch 39  
13 set_io timer 25  
14 set_io start 23  
   set_io stop 26  
   set_io dd 30
```

Refer : [Pinouts](#) for the pin definitions

3 Code Overview

This code summarizes the function of a clock (counter) with timer and day feature in it. It also describes on how to display it on a LCD.

3.1 Clock and Features

- The inputs and outputs are taken as mentioned in the top module of the code.
- A predefined clock (clk) is used with frequency 20 MHz

```
qlal4s3b_cell_macro u_qlal4s3b_cell_macro (.Sys_Clk0 (clk));
```

- A register clock (clk1) is defined by negating it with some delay (x) to get the period as 1 sec.
- The registers for hour, minute and seconds with their corresponding ten's and one's place integers are defined as follows in the code.
- The clock time is initialized in the always block at line 72 of the code.
- "if-else" statements are used to define the functions of a counter (clock is a counter with specific modulo values).
- The "led2" is set to high, when the "hr₂₄" becomes greater than 12, which essentially means that the led glows when it is PM and turns off when AM.

- Integers like *hrt*, *hro*, *mint*, *mino*, *sect*, *seco* are defined to store the corresponding ten's and one's place digits of hour, minute and seconds respectively (both 12 and 24hr formats). These are required to display them on the LCD.
- The code also describes about the day and year feature, where we initialize them at lines 52 and 75 respectively.
- When the *hr₂₄* becomes zero, we increment the day register by 1, so that switch-case statements can be used to describe the day to be printed.
- This code also describes the implementation of a timer feature.
- The time for the timer is initialized at line 157 of the code.
- Similar to clock, "if-else" statements are used to define the functions of a down counter (which is the timer itself).
- Input "*mode*" is used to switch between clock and timer mode. When mode is high, it is switched to timer mode and, clock otherwise.
- The timer starts de-counting when input "*start*" is high and is paused otherwise.
- The "*led1*" is set to high when the timer hits zero.
- The input "*stop*" is used to reset the timer to the initialized one.
- Similar to clock, integers are defined for the ten's and one's places of the timer to display the hours, minutes and seconds on the LCD.

3.2 Displaying it on LCD

The next part of the code describes on how to print the characters on a LCD.

- A register array "*Datas*[]" is defined to store the instructions and datas to be given to the LCD.
- The commands from "*Datas*[1]" to "*Datas*[14]" and from "*Datas*[44]" to "*Datas*[45]" are the instruction data lines given to the LCD by setting the "Register select (RS)" to 0. (Look how its done at line 624 of the code)
- Similarly, the commands from "*Datas*[16]" to "*Datas*[43]" and from "*Datas*[46]" to "*Datas*[77]" are the character data lines given to the LCD by setting the "Register select (RS)" to 1. (Refer line 649 of the code)
- The commands are given in "Hex" format. Refer : [Here](#) to covert to Hex.
- The always block at line 622, is to give delays to each data line of the LCD for its proper functioning at every period of the "*clk*".

4 Flashing it on to Vaman

To flash the code on Vaman FPGA board, we run a set of commands on the terminal of Ubuntu 20.04.

- Creation of .bin file with our "des.v" and "port.pcf" files

```
ql_symbiflow -compile -d ql-eos-s3 -P PU64 -v des.v -t des -p port.pcf -dump binary
```

- Dumping this des.bin onto Vaman board.

```
python3 ~/TinyFPGA-Programmer-Application/tinyfpga-programmer-gui.py  
--port/dev/ttyACM0 --appfpga des.bin --mode fpga --reset
```

5 Conclusion

In conclusion, the successful implementation of a digital clock on the Vaman FPGA board using Verilog has demonstrated the practical application of digital design concepts in real-world embedded systems.

The project not only provided valuable hands-on experience in FPGA-based digital design and Verilog programming but also highlighted the versatility and potential of FPGA technology in various embedded applications.

6 Codes and Recordings

Refer : [Here](#) , for the recordings and the codes for this project.