SIC/XE Instruction Set Table

SIC Instructions are in blue

Mnemonic	Format	0pcode	Effect	Notes
ADD m	3/4	18	A < (A) + (mm+2)	
ADDF m	3/4	58	F < (F) + (mm+5)	ΧF
ADDR r1,r2	2	90	r2 < (r2) + (r1)	Χ
AND m	3/4	40	A < (A) & (mm+2)	
CLEAR r1	2	B4	r1 < 0	Χ
COMP m	3/4	28	A : (mm+2)	
COMPF m	3/4	88	F : (mm+5)	XFC
COMPR r1,r2	2	AO	(r1) : (r2)	ΧFC
DIV m	3/4	24	A : (A) / (mm+2)	
DIVF m	3/4	64	F: (F) / (mm+5)	ΧF
DIVR r1,r2	2	9C	(r2) < (r2) / (r1)	Χ
FIX	1	C4	A < (F) [convert to integer]	ΧF
FLOAT	1	CO	F < (A) [convert to floating]	ΧF
HIO	1	F4	Halt I/O channel number (A)	РΧ
J m	3/4	3C	PC < m	
JEQ m	3/4	30	PC < m if CC set to =	
JGT m	3/4	34	PC < m if CC set to >	
JLT m	3/4	38	PC < m if CC set to <	
JSUB m	3/4	48	L < (PC); PC < m	
LDA m	3/4	00	A < (mm+2)	
LDB m	3/4	68	B < (mm+2)	Χ
LDCH m	3/4	50	A [rightmost byte] < (m)	
LDF m	3/4	70	F < (mm+5)	ΧF
LDL m	3/4	80	L < (mm+2)	
LDS m	3/4	6C	S < (mm+2)	Χ
LDT m	3/4	74	T < (mm+2)	Χ
LDX m	3/4	04	X < (mm+2)	
LPS m	3/4	DO	Load processor status from information beginning at address m (see Section 6.2.1)	PΧ
MUL m	3/4	20	A < (A) * (mm+2)	
MULF m	3/4	60		ΧF
MULR r1,r2	2		r2 < (r2) * (r1)	Χ
NORM	1		F < (F) [normalized]	ΧF
OR m	3/4	44	, , -	
RD m	3/4	D8	A [rightmost byte] < data from device specified by (m)	Р

RMO r1,r2 RSUB	2 3/4		r2 < (r1) PC < (L)		Χ	
SHIFTL r1,n	2	A4	r1 < (r1); left circular shift n bits. {In assembled instruction, r2=n-1}		X	
SHIFTR r1,n	2	A8	r1 < (r1); right shift n bits with vacated bit positions set equal to leftmost bit of (r1). {In assembled instruction, r2=n-1}		X	
\$10	1	F0	Start I/O channel number (A); address of channel program is given by (S)	Ρ	Χ	
SSK m	3/4	EC	Protection key for address m < (A) (see Section 6.2.4)	Р	Χ	
STA m	3/4	OC	mm+2 < (A)			
STB m	3/4	78	mm+2 < (B)		Χ	
STCH m	3/4	54	m < (A) [rightmost byte]			
STF m	3/4	80	mm+5 < (F)		Χ	
STI m	3/4	D4	<pre>Interval timer value < (mm+2) (see Section 6.2.1)</pre>	Р	Χ	
STL m	3/4	14	mm+2 < (L)			
STS m		7C	mm+2 < (S)		Χ	
STSW m		E8	mm+2 < (SW)	Р		
STT m	3/4	84	mm+2 < (T)		Χ	
STX m	3/4	10	mm+2 < (X)			
SUB m	3/4	1C	A < (A) - (mm+2)			
SUBF m	3/4	5C	F < (F) - (mm+5)		ΧF	-
SUBR r1,r2	2	94	r2 < (r2) - (r1)		Χ	
SVC n	2	B0	Generate SVC interrupt. {In assembled instruction, r1=n}		X	
TD m	3/4	E0	Test device specified by (m)	Р		С
TIO	1	F8	Test I/O channel number (A)	Ρ	Χ	С
TIX m	3/4	2C	$X \leftarrow (X) + 1; (X) : (mm+2)$			С
TIXR r1	2	B8	$X \leftarrow (X) + 1; (X) : (r1)$		Χ	С
WD m	3/4	DC	Device specified by (m) < (A) [rightmost byte]	Р		