

AKASHRAJ J

PRE SILICON VAL

✉ akashrajram@gmail.com ☎ 9840893860 📍 Ready To Relocate 🌐 www.linkedin.com/in/smartakash/

ABOUT ME

- A passionate engineer, interested in the Design, Development and Debugging phase, expecting a good learning platform for development of myself and for the company.

WORK EXPERIENCE

Intel (Integrated Electronics)

Aug 2024 to present:

- I have a comprehensive background in the VAL .
- My journey began with a focus on Infra feature for PTLPCD-A , die where I successfully completed and cleared various validation tasks, including VDM, ODI, PGCB , Clk gating and Strap.
- In my role, I took ownership of ISM and developed test cases for the new PARTSN 0, PARTSN 1, PARTSN 2 , PARTSN 3 and PARTSNMPPHY.
- These tests were executed manually, without the use of automation, and have consistently passed.
- Furthermore, I have collaborated on the NV Lake project, specifically taking ownership of PGCB. My responsibilities included working on various aspects of the project to ensure its success.
- Subsequently, I transitioned to working on DFD due to the need to address failing UVM tests.
- My focus was on features such as DTF, Endebug, and Northpeak. I successfully resolved all the failing tests .

Intern at Maven silicon Softech

March 2024-Aug 2024

- Worked as a Design and Verification Intern, working on all the concept more deep and depth. Involved in Project like Router1*3 , AHB2APB and UART.

Trainee at Maven Silicon Softech

May 2023-Jan 2024

- Trainee as Advance VLSI design and verification , learning the concepts of Verilog , SV, SVA and UVM

Intern at Advait Engineering

Jan 2023 - Mar2023

- Worked 3 months as a design engineering in startup company with Quartus II and Simulink. I have designed an UART communication system in Aircraft and also I have designed ARINC429 which is also an type of communication system used for military based. Using an RTM3004 Oscilloscope, I have captured the waveform of the UART .

TECHNICAL SKILL

- Embedded system
- Electronics
- Digital System
- Verilog
- DFT
- System Verilog
- code coverage
- Linting
- STA
- c and c++ programming
- Operating System
- RISC-V

IIT EXAMS(NPTEL)

- Digital logic circuits.
- Digital system design.
- Embedded system design.
- Microprocessor and Microcontroller.
- Hardware modeling using Verilog.
- System design through Verilog.

EXPERIENCED TOOLS

- Quartus II
- Xilinx Vivado
- University program vwf
- DSO RTM3004.
- Modelsim
- SpyGlass
- Arduino IDE.
- Allegro cadence(pcb designing)

SOFT SKILL

- Decision making
- Communication
- Speaker
- Leadership

DECLARATION

I hereby declare that particulars in the resume are correct to the Best of my knowledge and belief.

Place : Ready to relocate

Akashraj J