

# PIPELINE ARCHITECTURE

## Legal Disclaimer

#### **General Disclaimer:**


© Copyright 2015 Intel Corporation. All rights reserved. Intel, the Intel logo, Intel Inside, the Intel Inside logo, Intel. Experience What's Inside are trademarks of Intel. Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

#### FTC Disclaimer:

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com].


Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance.

## Run-to-completion vs pipeline software models



(intel)

## Simple Pipeline application



## Pipeline applications

## **DPDK Packet Framework**

 development framework for building packet processing applications using standard pipeline blocks

## **DPPD: Data Plane Performance Demonstrators**


 Linux user space applications based mainly intended for performance analysis purposes

## DPDK PACKET FRAMEWORK

DPDK Programmer's Guide, Packet Framework

DPDK Sample Applications User Guide, Internet Protocol (IP) Pipeline Sample Application

Rapid Development of Packet Processing Apps



## Packet Framework Components

#	Component	
1	Port library	Port abstract interface API Basic ports: HWQ, SWQ Advanced ports: IP frag, IP ras, Traffic Mgr, KNI, QAT
2	Table library	Table abstract interface API Tables: Hash (Extendible bucket, LRU), ACL, LPM, Array
3	Pipeline library	Pipeline configuration and run-time API Configuration API implementation Run-time API implementation
4	IP Pipeline example	The Internet Protocol (IP) Pipeline application illustrates the use of the DPDK Packet Framework tool suite by implementing functional blocks such as packet RX, packet TX, flow classification, firewall, routing, IP fragmentation, IP reassembly, etc which are then assigned to different CPU cores and connected together to create complex multi-core applications.

## DPDK Packet Framework, Pipeline Level





#### **Ports**

HW queue

SW queue


**IP Fragmentation** 

IP Reassembly

Traffic Mgr

KNI

Source/Sink



Standard methodology for *pipeline* development. **Ports** and *tables* are connected together in tree-like topologies, with tables providing the *actions* to be executed on input packets.

#### **Tables**

Exact Match / Hash

Access Control List (ACL)

Longest Prefix Match (LPM)

Array

Pattern Matching

#### **Actions**

Reserved actions: Send to port, Send to table, Drop

Packet edits: push/pop labels, modify headers (NAT, TTL update)

Flow-based: meter, stats, app ID


Accelerators: crypto, compress

**Load Balancing** 



## DPDK Packet Framework, App Level

Zoom out: Multi-core application level



librte\_pipeline

Pipelines		
Packet I/O		
Flow Classification		
Firewall		
Routing		
Traffic Mgmt		

The Framework breaks the app into multiple pipelines, assigns each pipeline to a specific core and chains the pipelines together

## Multi-core scaling

A complex application is typically split across multiple cores, with cores communicating through SW queues

There is usually a performance limit on the number of table lookups and actions that can be fit on a single a single core (due to cache memory size, cache BW, memory BW, etc.)

The Framework breaks the app into multiple pipelines, assigns each pipeline to a specific core and chains pipelines together

One core can do more than one pipeline, but a pipeline cannot be split across multiple cores

# INTEL® DATA PLANE PERFORMANCE DEMONSTRATORS

https://01.org/intel-data-plane-performance-demonstrators

### Intel® DPPD: Data Plane Performance Demonstrators

#### An open source application

BSD3C license


#### Config file defines

- Which cores are used
- Which interfaces are used
- Which tasks are executed and how configured

#### Allows to

- Find bottlenecks and measure performance
- Try and compare different core layouts without changing code
- Reuse config file on different systems (CPUs, hyper-threads, sockets, interfaces)


## **DPPD: Sample Configurations**




Very simple port forwarding


Simple load balancer and worker thread

## Finding bottlenecks





## QoS and BNG(simplified view)



## **DPPD** Display

