

# Basic Electronics :- (BE)

Amulya Ku. Roul,

## Electrical

- Electrical device is made up of the material like conductors.
- The power level or voltage level in electrical is very large. (220V peak voltage).
- The frequency of operation of electrical circuit is very small. (50 Hz or 60 Hz).

→ The size of electrical devices is very large.

## Electronics

- Electronics devices are made up of materialise semi-conductor. (ex-Si, Ge...)
- The power level or voltage level in electronics is very small (in milli volt range mv).
- The frequency of operation of electronics circuit is very large.

(MHz, GHz, THz : )  
 $\downarrow$        $\downarrow$        $\downarrow$   
 $10^6$        $10^9$        $10^{12}$


→ The size of the electronics devices is very small.

## Signal:-

→ Signal is a physical quantity, which is function of one or more than one independent variable like 't' or special variable. ( $x, y, z, \dots$ ).

Example:- voltage, current, power, temperature, distribution, speech signal, image signal, video signal. (Audio)

## Ex-1:-




The output of electrical circuit consisting of a positive element like resistance, conductors and inductors may be sinusoidal signal.


$$V_o(t) = V_m \sin \omega_o t$$

Ex:2 :-

Physical  
domain  
signal



Ex:3 :-



Tent Book:-

① Electronics Device & Circuit by Boylestads (EDC)


② Micro-electronics by Sedra & Smith.

③ Electronics device & circuit by Millman and Halkin.


## Analog signal & digital signal :-

19/08/2019



→ A signal is said to be analog signal, if the signal having an infinite no. of amplitude levels or amplitude states.




→ A signal is said to be a digital signal, if the signal is having a finite no. of amplitude levels or amplitude states.



Q:- classify the following signal as analog and digital signal .




(iii)




Digital signal

(iv)



Digital signal

(v)



Periodic and non-periodic signals :-

→ A signal is said to be periodic, if it


satisfies the following condition :-

① Signal must be everlasting. (i.e; it must exists from  $-\infty$  to  $+\infty$ .)


② It should be repeated over a finite interval of time.

Otherwise, non-periodic.


Ex:-




(Non-periodic)



Time period difference :- (Frequency)




Amplitude difference :-



Phase difference :-

(starting point)



- \* Sino-sodical and cosinosodical ~~to~~ signals having  
 3 parameters. 1. Amplitude  
 2. Frequency / Time period.  
 3. Phase difference.

General form of sino-sodical & cosinosodical:-

$$A_m \sin(2\pi f_0 t)$$

(Cosine)

$$A_m \sin(2\pi f_0 t + \phi) = A_m \sin(\omega_0 t + \phi)$$

$$A_m \cos(2\pi f_0 t + \phi) = A_m \cos(\omega_0 t + \phi)$$

Where,  $A_m$  = Peak amplitude.

$\omega_0$  = Angular frequency



(Fundamental angular frequency)

$f_0$  = Fundamental frequency


$\phi$  = Phase shift / phase difference

Q:- check the following signals are periodic or not? If periodic determine the fundamental frequency and angular frequency.


$$\omega_0 = 2\pi f_0 = \frac{2\pi}{T_0}$$




(iii)



(iv)



(v)



Calculation of peak value, average value and

R.M.S. value of any periodic signal :-

Significance of calculation of peak value:-

→ It gives maximum power present in the signal.

Significance of calculation of avg. value:-

→ It gives the total dc power present in the signal.

$$P_{dc} = \frac{V_{avg}^2}{R} = I_{avg}^2 R$$



Similarly,


$$P_{peak} = \frac{V_p^2}{R} = I_p^2 R$$

Let's consider a periodic signal  $x(t)$  with fundamental period  $T_0$ .

$$x_{avg} = \frac{1}{T_0} \int_{[0, T_0]} x(t) dt$$

$$x_{rms} = \sqrt{\frac{1}{T_0} \int_{[0, T_0]} x^2(t) dt}$$

Q:- Calculate peak value, average value of the following signals. And calculate rms value also.



$x_{peak} = 5 \text{ V}$  (Periodic Signal) - digital signal


$$x_{avg} = \frac{1}{T_0} \int_{[0, T_0]} x(t) dt$$

$$= \frac{1}{4} \int_{[0, 4]} x(t) dt$$

$$= \frac{1}{4} \left[ \int_{[0, 1]} 5t dt + \int_{[1, 3]} (-5)t dt + \int_{[3, 4]} 5t dt \right]$$

$$= \frac{1}{4} \left[ 5 + (-10) + 5 \right] = \frac{1}{4} \times 0 = 0 \text{ V}$$

$$\begin{aligned}
 x_{rms} &= \sqrt{\frac{1}{T} \int_0^T x^2(t) dt} \\
 &= \sqrt{\frac{1}{1} \left( \int_0^1 25 dt + \int_1^3 25 dt + \int_3^4 25 dt \right)} \\
 &= \sqrt{\frac{1}{1} (25 + 50 + 25)} \\
 &= \sqrt{\frac{1}{1} \times 100} \\
 &= 10 V
 \end{aligned}$$



$$T_0 = 1 \text{ sec}$$

Analog signal.

$$\text{Hence, } y = mx + c$$

$$x_{peak} = 3 V$$

$$x_{avg} = \frac{1}{T_0} \int x(t) dt$$

$$= \int_0^1 3t \cdot dt$$

$$= 3 \cdot \frac{t^2}{2} \Big|_0^1$$


$$= \frac{3}{2} V$$

$$\begin{aligned}
 x_{rms} &= \sqrt{\frac{1}{T_0} \int_0^{T_0} x^2(t) dt} = \sqrt{\frac{1}{1} \int_0^1 (3t)^2 dt} \\
 &= \sqrt{\int_0^1 9t^2 dt} = \sqrt{3(1)^3}
 \end{aligned}$$

$$= \sqrt{3} V$$

Ans

(iii)



$$T_0 = 2\pi \text{ sec.}$$

$$u_{\text{peak}} = 2V, f_0 = \frac{1}{2\pi}$$

$$\boxed{A_m \sin \omega_0 t} \\ \boxed{2 \sin t}$$

$$\therefore \omega_0 = 2\pi f_0 \\ = 2\pi \times \frac{1}{2\pi} =$$

$$u_{\text{avg}} = \frac{1}{2\pi} \int_0^{2\pi} u(t) dt$$

$$= \frac{1}{2\pi} \int_0^{2\pi} 2 \sin t dt$$

$$= \frac{1}{2\pi} \int_0^{2\pi} \sin t dt$$

$$= \frac{1}{\pi} \left[ \cos t \right]_0^{2\pi}$$

$$= -\frac{1}{\pi} \left[ \cos(2\pi + 0) \right]$$

$$= -\frac{1}{\pi} \cos 2\pi$$

$$= \frac{2}{2\pi} \int_0^{2\pi} \sin t dt$$

$$= \frac{1}{\pi} \left[ -\cos t \right]_0^{2\pi}$$

$$= -\frac{1}{\pi} \left[ \cos 2\pi - \cos 0 \right] \\ = -\frac{1}{\pi} [1 - 1] = 0V$$

AnsOR

$$= \frac{1}{2\pi} \left[ \int_0^{\pi} 2 \sin t dt + \int_{\pi}^{2\pi} 2 \sin t dt \right]$$

$$= \frac{1}{2\pi} \left[ 2 \left[ \cos t \right]_0^{\pi} + 2 \left[ -\cos t \right]_{\pi}^{2\pi} \right]$$

$$= \frac{1}{2\pi} \left[ -\{ \cos \pi - \cos 0 \} + \{ \cos 2\pi - \cos \pi \} \right]$$

$$= \frac{1}{\pi} \left[ -(-1+1) + (1-1) \right]$$

$$= \frac{1}{\pi} \times 0$$

$$= 0V$$

$$x_{\text{rms}} = \sqrt{\frac{1}{T_0} \int_{T_0}^{\infty} x^2(t) dt}$$

$$= \sqrt{\frac{1}{2\pi} \int_0^{2\pi} 1 \sin^2 t dt}$$

$$= \sqrt{\frac{1}{2\pi} \int_0^{2\pi} \frac{1 - \cos 2t}{2} dt}$$

$$= \sqrt{\frac{1}{2\pi} \left( \int_0^{2\pi} \frac{1}{2} dt - \int_0^{2\pi} \frac{\cos 2t}{2} dt \right)}$$

$$= \sqrt{\frac{1}{2\pi} \left( \frac{1}{2} \times (2\pi - 0) - \frac{1}{2} \frac{\sin 2t}{2} \Big|_0^{2\pi} \right)}$$

$$= \sqrt{2} \text{ Volt.}$$

Note-1

$A_m \sin 2\pi f_0 t$  or  $A_m \sin \omega_0 t$  and  $\text{avg. value}$

Peak value =  $A_m$ ,  $\text{Max. current is Max. current}$

$x_{\text{avg}} = 0$   $\text{Max. current is Max. current}$

$x_{\text{rms}} = \frac{A_m}{\sqrt{2}}$

Note-2

$A_m \cos 2\pi f_0 t$  or  $A_m \cos \omega_0 t$

Peak value =  $A_m$

$x_{\text{avg.}} = 0$

$x_{\text{rms}} = \frac{A_m}{\sqrt{2}}$

$$x_{\text{avg}} = \frac{1}{T_0} \int_0^{T_0} x(t) dt.$$

$\frac{\text{Area under } x(t)}{T_0}$


If area is 0, then  $x_{\text{avg}} = 0$ .

21/08/19

## Semiconductor Material :-

→ Valency 4 elements like Si, Ge are used as semiconductor material.

$Si_{14} \rightarrow 1s^2, 2s^2 2p^6 3s^2 3p^6 \rightarrow$  Electronic configuration of  $Si^{14}$  atom.



(Atomic str<sup>r</sup> of  $Si$  atom)

→ Conduction is possible when the  $e^-$  is free from the nucleus i.e; free  $e^-$  can produce conduction.

→ Outermost shell  $e^-$  can be free from nucleus i.e; Outermost  $e^-$ , when they will free from the nucleus can provide conduction.


→ The inner shell  $e^-$ , never be free from the nucleus and this inner shell  $e^-$  always bound  $e^-$ , they never produce conduction.

$Ge_{32} \rightarrow 1s^2 2s^2 2p^6 3s^2 3p^6 3d^{10} [1s^2 4p^2]$ .



## State Covalent Bond :-

It is formed by sharing of  $e^-$  between atoms.




Silicon Crystal.

- In Si crystal only a large no. of Si atoms are present, each atom tries to get stability, by sharing the e<sup>-</sup> with the neighbouring atoms. Such that each atom gets 8 e<sup>-</sup> in the outermost shell by sharing the e<sup>-</sup>. As a result, formation of covalent bond.
- The e<sup>-</sup> which are present in the covalent bond aren't free e<sup>-</sup> and they aren't produce the conduction, bcoz the conduction is bcoz of the free e<sup>-</sup>.
- To increase the conductivity of the Si crystal we should increase the temperature. By increasing the sufficient temp., some of covalent bonds are break as a result, there will be generation of equal no. of free e<sup>-</sup> and ~~holes~~ holes.

→ When the covalent bond will break, e<sup>-</sup> will move from valency band to conduction band & the e<sup>-</sup> becomes free.

Concept of hole:-



- The absence of e<sup>-</sup> in covalent bond, is known as hole.
- Hole is +ve & charge of it  $1.6 \times 10^{-19}$  C.
- (E) Note: The Si crystal consists upon of only the Si atoms. So, it is known as pure semi-conductor or intrinsic semiconductor.
- In it, No. of hole = No. of free e<sup>-</sup> i.e. in

pure semiconductor,  $n = p$  plan b/w  
electron conc. = hole conc.

Here,  $\sigma_n = nq\mu_n$  and,  $\sigma_p = p q \mu_p$  principle

Conductivity due to  $e^-$  is defined as  $nq\mu_n$ ,  
and conductivity due to hole is known  
as  $p q \mu_p$ .

$P$  = Conc. of hole;  $\mu_n$  = Mobility of  $e^-$

$n$  = Conc. of  $e^-$ ;  $\mu_p$  = Mobility of holes

Always  $\mu_n > \mu_p$

Note :-

In intrinsic semiconductor,  $\sigma_n > \sigma_p$  ( $\because \mu_n > \mu_p$ )  
 $I_n > I_p$

→ In intrinsic semiconductor,  $I_n > I_p$

Electron conc. = hole conc.  $\Rightarrow$  mobility same

But current due to free  $e^-$  is greater than  
current due to hole.

Because, the mobility of free  $e^-$   $>$  mobility of

$$J = \sigma E$$

$$J_n = \sigma_n E$$

$$\frac{I_n}{A} = n q \mu_n E$$

$$\Rightarrow I_n = n q \mu_n E A$$

∴ Hence Total current (I)

$$I = I_n + I_p$$

Again,  $J_p = \sigma_p E = n q \mu_p E$

$$\Rightarrow I_p = n q \mu_p E A$$

In intrinsic S.C.,  $n = p$ ,  $\mu_n > \mu_p$  and  $I_n > I_p$ .

→ To increase  
temp. or  
so, inc  
concept  
→ Dopin  
intrinsic  
→ By a  
becor  
Extr  
G

(i) n-

with

2nd

→ It

tr

By

→ A

th

4

e


→

→ To increase the conductivity, by increasing the temp. of intrinsic semiconductors isn't a good soln. So, increase the conductivity we should go for doping concept.


→ Doping means addition of impurities to pure/intrinsic semiconductors.

→ By addition of impurities to pure/intrinsic s.c. becomes extrinsic s.c.

### Extrinsic Semiconductors:-



(i) n-type semi-conductor:



→ It is formed by addition of impurities (donor impurities) like P, As, At, Sb, Bi.

→ Addition of pentavalent impurities into pure s.c., the pentavalent impurity become octate by sharing 1e<sup>-</sup> of neighbouring Si atom. As a result one free e<sup>-</sup> will be left out from the pentavalent impurities outermost shell. This e<sup>-</sup> will be filled which will take part in conduction.

→ Total conductivity in n-type s.c. is because of conductivity due to free e<sup>-</sup> & the holes.

$$\text{So, } I = I_n + I_p$$

$$J_n = \sigma_n E$$

$$J_p = \sigma_p E$$

$$I_n = \sigma_n EA$$

$$I_p = \sigma_p EA$$

$$I_{\text{total}} = nq\mu_n EA + nq\mu_p EA$$

$\therefore I_n \gg I_p$


Note: In n-type s.c., the majority carrier is  $e^-$  & minority carrier is hole.

- In n-type s.c., the majority current is  $e^-$  current ( $I_n$ ) and minority current is hole current ( $I_p$ )
- In p-type s.c., the majority current is hole current ( $I_p$ ) and minority current is  $e^-$  current ( $I_n$ )

$$I_n \gg I_p$$

### (ii) P-type semi-conductors:

- It is formed by addition of trivalent impurities (acceptor impurities) like B, Al, Ga, In to the intrinsic s.c./pure s.c.



$$P_p \gg N_p$$

$$I = I_p + I_n$$

$$= J_p A + J_n A$$

$$\text{Hole current} = \sigma_p EA + \sigma_n EA$$

$$= \uparrow P_p q \mu_p EA + \downarrow N_p q \mu_n EA$$

Again;

$$\sigma_p > \sigma_n$$

$$\Rightarrow J_p > J_n$$

Note:  $\Rightarrow I_p > I_n$

- Hole is majority carrier, and  $e^-$  is minority carrier.

- Hole current is majority and  $e^-$  current is minority.

minority. Hence  $I = I_p + I_h$

D.C. current

Hence doping effect is more than mobility effect.

26/08/2019

### Pauli's exclusion principle:-

> Each  $e^-$  should have unique energy level. (No two  $e^-$  will have same energy level).

### Energy Band:-

> It is the collection of closely spaced energy levels.




Energy Band

### Classification of materials based on energy band:-

① Insulators

② Conductors

③ Semiconductors



$$E_g = E_C - E_V$$

$E_C$  = Lowest energy level in conduction band.

$E_V$  = Highest energy level in valency band.

$$E_C - E_V = \text{Energy band gap. (E}_g\text{)}$$

### Insulators:-

> In case of insulator, the energy band gap is very large, so by thermal excitation, no  $e^-$  will move from valency band to conduction band. Hence there is no free  $e^-$  available in conduction band. So, there will be no conduction in case of insulator.

conductivity ( $\sigma$ ) = 0

$$\Rightarrow \sigma = 0$$

$$\Rightarrow \rho = \frac{1}{\sigma} = \infty \text{ (Resistivity)}$$

$$I = D$$

### Conductors:-

$\rightarrow$  In case of conductors, valency band & conduction band overlap each other. So, a large no. of free e<sup>-</sup> available in CB. Hence conductivity

$$\sigma \neq 0$$

$$\Rightarrow \sigma \neq 0 \text{ (large)}$$

$$\Rightarrow \rho = \frac{1}{\sigma} \neq \frac{1}{0} \text{ (small)}$$

$$I \neq 0$$

### Semi-conductors:-

$\rightarrow$  In case of this, there is moderate energy gap. So, by thermal excitation, some of covalent bond will break & some e<sup>-</sup> will move from VB to CB. As a result, a moderate no. of free e<sup>-</sup>s and holes will be available.

Hence  $\sigma \neq 0$  (moderate)

$$\Rightarrow \rho \neq \frac{1}{0} \Rightarrow \rho \neq \frac{1}{0} \text{ (moderate)}$$


$$\Rightarrow I \neq 0$$

$$I = I_n + I_p$$

### Note:-

$\rightarrow$  All intrinsic or extrinsic semiconductors at 0 K are behaved like insulators.

### P-type sc



(at 0°K)

$$P=0, \sigma=0$$

$$P=\infty, I=0$$

(at 50K)

(at 300K)

$$I = I_{BB} + I_{II}$$

Hence;

$$\Rightarrow I = I_{P(BB)} + I_{n(BB)} + I_{II(n)}$$

$$= I_p + I_n \quad (\text{In N-type sc})$$

$$\text{But}; \quad I = I_{BB} + I_{II}$$


$$= I_n(BB) + I_{P(BB)} + I_{P(II)}$$

$$= I_n + I_p \quad (\text{In P-type sc})$$

28/08/19

### Diffusion and Drift Phenomenon :-

#### N-type sc



$$x=0$$

$$n=n_1$$


$$x=l$$

$$n=n_2$$

$$n_1 > n_2$$

$$\frac{dn}{dx} \neq 0, \quad \frac{dn}{dx} = \frac{n_2 - n_1}{l - 0}$$

#### N-type sc



(at 0°K)


$$n \neq 0, \sigma \neq 0$$

$$P \neq \infty, I \neq 0$$

(at 50K)

(at 300K)



#### P-type sc



- Diffusion is a natural occurring phenomena, when there exists conc. gradient in semi-conductors, the carriers will move from higher conc. to lower conc. automatically.
- During this process, there is some current, this is known as diffusion current.
- When there exist potential gradient in semi-conductors carriers will move inside the semi-conductor, this process is known as drift process.
- When there exist potential gradient, carriers will move inside the S.C. bcoz of the movement of carriers inside the S.C., there will be some current inside the S.C. is called drift current.

### P-n junction diode:

By Schematic diagram:-



(It acts like a capacitance effect)

↳ Barrier potential/  
Contact point.



depletion region.

$\rightarrow$  When P-type and N-type S.C.

bcoz of diffusion process  $e^-$  will move from N-type

S.C. and hole will move from P-type to

N-type S.C. (hole moves in opposite dir)

$\rightarrow$  As a result hole with  $e^-$  pair will disappear

at the junction. (at which is site is generated)

After some time, diffusion will stop. Cuz to

-ve plate in P-type S.C. will repel the  $e^-$

will N-type S.C. and generated +ve plate in

N-type S.C. will repel the  $e^-$  will P-type S.C.

Note..

① Junction allows the flow of minority characters,

but it opposes flow of majority characters.

② Inside the P-N junction, a -ve plate is

generated in P-side & +ve plate is in N-side.

③ At +ve plate there are some +ve potential.

and -ve " " " " " -ve potential.

Inside the junction there will be some

Potential diff. betw P-type S.C & N-type S.C.

This is called Contact potential or Barrier


Potential.

$$V_0 = 0.7 V (Si)$$

$$V_0 = 0.3 V (Ge)$$


C. barrier

## Forward Bias of PN Junction diode:-



→ When PN Junction diode is connected to an external DC voltage, such a manner that, p side of the diode is connected to +ve plate of the supply and N side of diode is connected to -ve plate of the supply.

→ The diode is said to be forward biased.



→ When  $V_f < 0.7V$ , less amount of current will flow, because of ~~minority carriers~~ minority carriers.

→ When  $V_f > 0.7V$ , for sc, majority carriers will diffuse across the junction.


As a result, a diffusion part will flow from P side to N side.

→ But, increasing  $V_f$  beyond  $0.7V$ , diffusion current will decrease, because more no. of carrier diffuse across the junction.

→ the nature of the increasing current, by increasing  $V_f$  is exponential. (Experimentally proved.)

### Reverse Bias of PN Junction diode:


→ A PN Junction diode is said to be reverse bias, when P-side of diode is connected to -ve plate of supply & N-side is connected to +ve.



→ By increasing  $V_Z$ , depletion region width will increase, there will be no flow of majority carrier across the junction, only the minority carrier will drift across the junction.


→ The net current across the junction is because of only the drifting of minority carrier which is flow from N side - P side.

→ The diode is said to be under no bias condition, whence when no external bias voltage is applied across the PN junction.



→ During no bias condition, there will be no flow of majority carrier across the junction.

→ There will be existence of depletion region across the junction.



PIV - Peak Involved voltage.

Diode current voltage :-

$$I = I_0 \left( e^{\frac{V_D}{nV_T}} - 1 \right)$$

Where,  $V_D$  = Voltage across the diode  $\rightarrow$  FB

$I_0$  = Reverse saturation current

$I$  = Current across diode.

$V_T$  = temperature equivalent voltage  $= \frac{T}{11600}$

At  $300\text{ K}$ ,  $27^\circ\text{C}$


$$V_T = 25\text{ mV} \text{ or } 26\text{ mV.}$$

Diode resistance level :-

(a) DC resistance or static resistance.

(b) AC or dynamic resistance.

DC :-




→ It is defined as the ratio of voltage across the diode to the current flowing through the diode.

A<sub>c</sub> :-

→ It is defined as the ratio of change in voltage to the change in current i.e.,  $R_{ac} = \frac{dV_D}{dI_D}$  slope

graph of diode characteristic curve in laboratory



$$R_{ac} = \frac{1}{\frac{dI_D}{dV_D}} = \frac{1}{I_0 (e^{V_D/nV_T}) \times \frac{1}{nV_T}}$$

$$= \frac{nV_T}{I_0 (e^{V_D/nV_T})}$$



for forward bias,  $I_D = I_0 (e^{V_D/nV_T})$

$$\approx I_0 (e^{V_D/nV_T})$$


For reverse bias,  $I_D = I_0 (e^{V_D/nV_T})$

$$\approx I_0$$

Ideal diode vs practical diode:

Practical


(1) V-I



$$V_{in} = 0.7 \text{ V or } 0.3 \text{ V}$$

$$V_{in} = 0 \text{ V}$$

(2) R<sub>B</sub> current ≠ 0



(3) R<sub>B</sub> Resistance ≠ ∞

# Equivalent model of PN Junction diode:-




1. Linear piecewise model
2. Simplified model
3. Ideal model


→ check the diode is forward biased or reverse biased and replace the diode by its equivalent model in any electric circuit.

biased and replace the diode by its equivalent model in any electric circuit.


F.B





R.B



(1) Linear piecewise model :-



(2) Simplified model :-



(3) Ideal model :-




Application :-

(1) Series diode connection :-

From

(a) voltage division rule:

$$V_1 = \frac{V \times R_1}{R_1 + R_2}$$




$$V_2 = \frac{V \times R_2}{R_1 + R_2}$$

$$V_1 = ?, V_2 = ?$$

$$V_1 = \frac{5 \times 2}{2+3} = 2V$$

$$V_2 = \frac{-5 \times 3}{5} = -3V$$


(b) Current division:-



$$I_1 = \frac{V_1}{R_1 + R_2}$$

$$I_2 = \frac{V_2}{R_1 + R_2}$$


★ KVL :-




statement:- In a linear bilateral network, the algebraic sum of all voltages across a loop is zero(0).

★ KCL :-


In a linear bilateral network, the algebraic sum of all currents at any node is eq 0.



Q:- For the series diode connection shown in fig, determine  $V_D$ ,  $V_R$ ,  $I_D$ .



Sol:-



$$V_D = 0.7 \text{ V}$$

Applying KVL,


$$8 - 0.7 - V_R = 0$$

$$V_R = 7.3 \text{ V}$$


$$V_R = I_D \times 2.2 \text{ k} \Rightarrow I_D = \frac{V_R}{R}$$

$$\Rightarrow I_D = \frac{7.3}{2.2 \text{ k}} = \frac{7.3 \times 10^3}{10 \times 2.2} = \frac{73}{22} \text{ mA}$$

Q:



$V_{D2}, V_o, I_R, I_D$




$$V_o = 0 \times 5.6 \text{ k} = 0 \text{ V}$$

$$I_{R4} = 0 \text{ A} = I_D$$

Applying KVL,

$$12 - 0.7 - V_{D2} - 0 = 0$$

$$V_{D2} = 11.3 \text{ V}$$



Hence,

$$3 - IX \times 1K - 4KI + 2 = 0$$

$$5KI = 5$$


$$I = \frac{5}{5K} = 1 \text{ mA}$$

$$V_D = 0$$

Now  $V_D = 4K \times 1 \text{ mA}$ ,  $\rightarrow$  initial value of  $V_D$  (i)

initial stage  $= 4V$   $\rightarrow$  initial value of  $V_D$  (ii)

Q:-



$$I_1, I_D, I_{D2}, V_D = ?$$


Note:-

→ Voltage across any two parallel branches is always equal.

→ Current through 2 series element are always equal.

$$-I_1$$

Applying KVL,



$$I_1 = \frac{9.3}{0.33} \text{ mA}$$

$$V_D = 0.7V$$

Applying KCL at A,

$$I_{D1} + I_{D2} + (-I_1) = 0$$

$$\Rightarrow 2I_{D1} = I_1 \Rightarrow I_{D1} = \frac{I_1}{2}$$

## Application of diode:-

- ① Diode as rectifier
- ② Diode as clipper
- ③ Diode as clumper
- ④ Diode as switch etc.


→ Diode as Rectifier:- It is an electronic circuit, which converts AC to DC. (Pulsating DC)

It is of 2 types.


- (i) Half wave rectifier
- (ii) Full wave rectifier

✓ Half wave rectifier →

circuit diagram :-




Working Principle:-



→ During +ve half cycle or considering diode is ideal, diode is forward biased or replaced by short circuit.

$$I = (I_0 e^{V_D/V_T}) + g_{SD} V_D + g_{AD} I$$




Apply KVL,

$$V_{in} - V_o = 0$$

$$\Rightarrow V_{in} = V_o$$


→ During -ve half cycle the diode will be reverse biased & replace the diode by open circuit.



Apply KVL,

$$V_o = 0 \times R_L$$


$$\Rightarrow V_o = 0$$



⇒ Transfer characteristics: ~~not yet drawn~~

→ When we will sketch time graph

→ The graph is between the input & output.



## Calculation of $V_o(\text{dc})$

$$V_o(\text{dc}) = \frac{1}{T_0} \int_0^{T_0} x(t) dt$$

$$= \frac{1}{2\pi} \left[ \int_0^{\pi} V_m \sin t \cdot dt + \int_{\pi}^{2\pi} dt \right]$$

$$= \frac{1}{2\pi} [V_m(-\cos t)]_0^{\pi}$$

∴  $V_o(\text{dc}) = \frac{1}{2\pi} \cdot 2V_m$  or  $V_o(\text{dc}) = \frac{V_m}{\pi}$

## $V_o(\text{rms})$ calculation:-

$$V_o(\text{rms}) = \sqrt{\frac{1}{T_0} \int_0^{T_0} (x(t))^2 dt}$$

$$= \sqrt{\frac{1}{2\pi} \int_0^{\pi} (V_m \sin t)^2 dt + \int_{\pi}^{2\pi} dt}$$

$$= \sqrt{\frac{V_m^2}{2\pi} \left[ \int_0^{\pi} \frac{1 - \cos 2t}{2} dt \right]}$$

$$= \frac{V_m^2}{2\pi} \left[ \frac{\pi}{2} - \left( \frac{\sin 2t}{2} \right)_0^{\pi} \right]$$

$$= \sqrt{\frac{V_m^2}{2\pi} \times \frac{\pi}{2}} = \frac{V_m}{2}$$

## Ripple Factor:-

→ A ripple factor is defined as the ratio of AC component present on output or half of the output to the DC component present in the rectified output.

$$\text{Ripple Factor} = \sqrt{\frac{V_{\text{rms}}^2}{V_{\text{dc}}^2}} - 1$$

$$= \sqrt{\frac{\left(\frac{V_m}{2}\right)^2}{\left(\frac{V_m}{\pi}\right)^2} - 1}$$

$$= \sqrt{\frac{V_m^2}{4} \times \frac{\pi^2}{V_m^2} - 1}$$

$$= \sqrt{\frac{\pi^2}{4} - 1}$$

$$= 1.21$$

Efficiency of Rectifier :-

→ It is defined as the ratio of DC output power to the AC output power.



$$\eta = \frac{P_{dc}(o/p)}{P_{ac}(o/p)}$$

$$= \frac{V_{dc}^2}{R_L} \times \frac{R_L}{V_{rms}^2}$$

$$= \frac{V_{dc}^2}{V_{rms}^2} \times \frac{R_L}{R_L}$$

$$= \frac{\left(\frac{V_m}{2}\right)^2}{\left(\frac{V_m}{2}\right)^2}$$

$$= 90.6\%$$




$$I_{rms} = \frac{I_m}{\sqrt{2}} = \frac{V_m}{R_L \sqrt{2}} = \frac{V_m}{2R_L}$$

$$V_{dc} = V_{avg} = \frac{V_m}{\pi}$$

$$I_{dc} = I_{avg} = \frac{I_m}{\pi} = \frac{V_m}{\pi R_L} = \frac{V_m}{\pi R_L}$$

Peak reverse bias Peak Inverse Voltage:- (Calculated of PIV)

→ It is defined as the apply peak reverse bias voltage applied across the diode such that diode will safely work. (or diode will not work)



$$(-V_m) - V_{PIV} = 0$$

$$\Rightarrow V_{PIV} = -V_m$$


$$V_{PIV} = | -V_m | = V_m$$

$$V_{PIV} \leq V_m$$

①

Bridge type FWR :-

Circuit diagram -




Operation :-

→ During +ve half cycle  $D_1 \& D_3$  - forward biased  
 $D_2 \& D_4$  - Reverse biased.

$D_1 \& D_3$  will be replaced by short circuit.

$D_2 \& D_4$  " " open circuit.

→ And circuit become now :-




Applying KVL,

$$V_{in} - V_0 = 0$$

$$\Rightarrow V_{in} = V_0$$

→ During -ve half cycle,  $D_1 \& D_3$  will be reverse biased & replaced by open circuit.

And  $D_2 \& D_4$  - forward biased - replace by short circuit.



$$V_{in} + V_0 = 0$$

$$V_{in} = V_0$$


Operation :-

→ During +ve half cycle  $D_1 \& D_3$  - forward biased  
 $D_2 \& D_4$  - Reverse biased.

$D_1 \& D_3$  will be replaced by short circuit.

$D_2 \& D_4$  " " " open circuit.

→ And circuit become now :-




Applying KVL,

$$V_{in} - V_0 = 0$$

$$\Rightarrow V_{in} = V_0$$

→ During -ve half cycle,  $D_1 \& D_3$  will be reverse biased & replaced by open circuit.


And  $D_2 \& D_4$  - forward biased - replace by short circuit.



$$V_{in} + V_0 = 0$$

$$V_{in} = V_0$$

$$V_{in}(t) = V_m \sin t$$



$$V_{avg}(0) = V_{avg} = \frac{1}{T_0} \int_{0}^{T_0} V_o(t) dt$$

$$= \frac{1}{\pi} \int_{0}^{\pi} V_m \sin t dt$$

$$= \frac{V_m}{\pi} (-\cos t) \Big|_0^\pi$$

$$= \frac{V_m}{\pi} [2]$$

$$\approx \frac{2V_m}{\pi}$$

$$V_{rms}(0) = \sqrt{\frac{1}{T_0} \int_0^{T_0} V_o^2(t) dt} = \sqrt{\frac{1}{\pi} \int_0^{\pi} (V_m \sin t)^2 dt}$$

$$\begin{aligned}
 &= \sqrt{\frac{V_m^2}{\pi} \int_0^\pi \frac{1 - \cos 2t}{2} dt} \\
 &= \sqrt{\frac{V_m^2}{\pi} \left( \frac{t}{2} - \frac{\sin 2t}{4} \right)_0^\pi} \\
 &= \sqrt{\frac{V_m^2}{\pi} \left( \frac{\pi}{2} - 0 \right)} \\
 &= \frac{V_m}{\sqrt{2}}
 \end{aligned}$$

Ripple factor Cal :-

$$\begin{aligned}
 \text{rf} &= \sqrt{\frac{V_{rms}^2}{V_{dc}^2} - 1} = \sqrt{\frac{V_m^2}{V_{dc}^2} - 1} \\
 &= \sqrt{\frac{\pi^2}{8} - 1} = 0.482
 \end{aligned}$$

Efficiency :-

$$\eta = \frac{P_{dc}}{P_{ac}} \times 100 \%$$


$$= \frac{V_{dc}^2}{R_L} \times 100 \%$$

$$\frac{V_{ac}^2}{R_L}$$

$$= 81\%$$

② Center tapped type FWR

Circuit diagram :-




Operation :-

→ The turn ratio of the transistors is 1:2. So,  
the voltage appears across the secondary  
coil is  $2V_m$ .

→ During +ve half cycle of  $V_{in}$ ,  
 $D_1$  will be forward biased, replace by short circuit.

$D_2$  " reverse " replace by open circuit.




Applying KVL,

$$-V_o + V_{in} = 0$$

$$\Rightarrow V_o = V_{in}$$

→ During -ve half cycle of  $V_{in}$ ,  
 $D_1$  is reverse biased.


$D_2$  is forward biased.




Applying KVL:-

$$-V_0 - V_{in} = 0$$

$$\Rightarrow V_0 = -V_{in}$$



## PIV Calculation for Bridge type F.W.R :-



~~During negative half cycle~~

Applying KVL;


$$V_m - V_{PIV} = 0$$

$$\Rightarrow V_{PIV} = V_m$$

O.R.C


$$V_m - V_{PIV} = 0$$

$$\Rightarrow V_m = V_{PIV}$$



## PIV calculation for Centre tapped circuit

diagram :-







During +ve H.C. :-

Applying KVL;  $V_{PIV} + V_m + V_m = 0$

$$\Rightarrow V_{PIV} = [-2V_m] = 2V_m$$



## ✓ Clipper:-

→ It is an electronic circuit consisting of diode, resistor; which is used to clip or remove some portion of apply input signal.




$$\Rightarrow V_o = 1.6$$



Q:-




Hence; for ideal diode  $V_o(t)$



$$v = 0.7v \quad (\text{Non-ideal})$$





Sketch the output of the following  
conside the diode is ideal.




$$+ V_i -$$

$V_{in} = V_m \sin \omega t$

$$+ V_o -$$




Q:-2



$$V_{in} > 2V \quad (\text{f-B})$$

otherwise  
R.B  
f.v h.c




### Clamper circuit:-

→ It is an electronic circuit consisting of capacitance, diode, resistor is used for add dc to input signal.

- (It can be up clamp or down clamp the input signal)

Circuit diagram:-



steps/procedure to analyse the clamp circuit:

Step-1:-

start the analysis of clamp circuit from that part of half cycle of input such that the diode will be forward biased & replace the diode with by a short circuit.


Step-2:- which means the voltage across the capacitor will gets a path to charge & it will charge to its steady state voltage.

Step-3:- Replacing the calculated value of the capacitor by calculated steady state voltage from step 2.

Step-4:- minimum bypassing requirement.

Apply the KVL to calculate the output voltage ( $V_o$ )

Q:- Sketch the output waveform from the following circuit:



Zener diode: - 18/09/19

- It is heavily doped P-N junction diode.
- Construction wise both are same, only difference in doping conc.



### V-I characteristics:

- V-I characteristics of zener diode consists up of 2 parts.
  - 1) Forward biased (same as F.b. of P-N junction diode)
  - 2) Reverse biased

It is divided into 2 parts:-

- (a) Non-breakdown (same as normal P-N junction diode)
- (b) Breakdown Mechanism :-


- A thermally generated carrier falls down in junction diode, which will collide with crystalization, as a result covalent bond is break, & hence carrier will generate.
- Newly generated carrier will get sufficient energy from the applied potential & collide with crystalization as a result covalent bond will break and hence new carrier will be generated. And, the same process continue, as a result within some times, a large no. of carriers will generated.
- Hence there will be sharp rise in current in reverse biased.

This mechanism is known as Avalanche breakdown mechanism.



## Zener break down:-

→ Due to heavily dopped, a high electric field will be at the junction; due to this high electric field a large amount of force will be on the carriers. This large force will pull out carrier from the covalent bond of the crystal bond. Also newly generated carriers will have high force & they will pull out carriers from the covalent bond. As a result, large no. of carriers ~~are~~ and hence <sup>there is</sup> short range raise in current. this is called zener break down mechanism.

## Schematic diagram of zener diode:-



## Equivalent model of zener diode:-




### Application :-


→ It behaves as voltage regulator.

Q. Calculate  $V_o$  for the following circuit.


(a)



(b)




(c)



✓ Zener diode as a voltage regulator:-

Zener diode behaves as voltage regulator only when



case-I

$V_i = \text{varying}, R_L = \text{fixed}$

case-II

(i)  $V_i \uparrow$

$$I_S P = I_Z \uparrow + I_L (\text{fixed})$$

$(I_Z \leq I_{Z\max})$

$$V_o = V_Z = I_L R_L$$

$V_i = \text{fixed}, R_L = \text{varying}$

$$(i) R_L \uparrow I_S = I_Z \uparrow + I_L \uparrow$$

(fixed)

(ii)  $V_i \downarrow$

$$I_S \downarrow = I_Z \downarrow + I_L (\text{fixed})$$

$(I_Z \geq I_{Z\min})$

$$V_o = V_Z = I_L R_L$$

$$(ii) R_L \downarrow I_S = I_Z \downarrow + I_L \uparrow$$

$I_Z < I_{Z\max}$

$$V_o = V_Z = I_L \downarrow R_L$$

$$(ii) R_L \downarrow I_S = I_Z \downarrow + I_L \uparrow$$