

17/10/19

Unit-III Field Effect Transistor (FET)

FET is a three terminal device (gate, Source, Drain) in which o/p current (I_D) is controlled by i/p voltage (V_{GS}).

$$V_{GS} = \text{Voltage between Gate and Source.}$$

$$\boxed{I_D = f(V_{GS})}$$

$$\boxed{I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2}$$

Difference b/w BJT & FET :-


BJT

FET

- | | |
|---|--|
| 1. BJT is current control current source device. | 1. FET is voltage control current source device. |
| 2. I/p impedance of BJT is small as compare to FET. (Range is kΩ) | 2. The i/p impedance of FET is very large. (Range is MΩ.) |
| 3. O/p impedance is large in compare to FET. | 3. O/p impedance is less |
| 4. It is the bipolar device bcoz conduction is due to both polarity characters. i.e; majority characters & minority characters. | 4. It is Unipolar device bcoz conduction is due to only the majority characters. |

FET Tree:-


→ Info is Based on the isolation b/w gate and channel FETs are classified as follows.
It is of 2 types.



JFET :-

When the isolation betⁿ Gate & channel is done by P-N junction. That class of FET is known as Junction filled effect transistor.

Construction of n-channel JFET :-




- For n-channel JFET constⁿ consider a lightly doped n-type material (n-type substrate) embedded two heavily doped P-type material on 2 sides of n-type substrate. As a result, there will be P-N junction betⁿ P-type & N-type material.
- On the P-type material consider ohmic contact and develop gate terminal.
- On both sides of n-substrate Gate terminals are.


- internally short circuited.
- On the top of n-type substrate consider ohmic contact and develop the drain terminal.
- On the bottom n-type substrate consider ohmic contact and develop source terminal.
- The region between source and drain terminal is known as channel through which the majority carriers can flow from source to drain.

17/10/2018

Operation of n-channel JFET:




(1) O/P V-I characteristics



(2) I/P :-

$$I_G \propto \text{constant} \cdot V_P - V_{GS}$$

transfer charc :-



Very less amount of I_G will flow $\approx 0A$.

Case-1

- Considering $V_{GS} = 0V$, as increasing V_{DS} +vely.
- A more no. of carriers will flow from source towards drain. As a result I_D (electron current) will flow from drain towards source.
- During application of V_{DS} +vely, the P-N junction will be reversebiased, the reverse-bias effect across the junction will increase from bottom towards top.
- So, depletion region will be "Wedge shape".
- (This is bcoz the entire s.c device behaves as resistor from source to drain & entire V_{DS} will be drop across the resistor, and this voltage drop will be increase from source towards drain.)
- And hence, the reverse biased effect will increase from source towards drain.
- As a result depletion region will be "Wedge shape".
- As a result depletion region will be "Wedge shape".
- If we further increase V_{DS} , I_D current gets saturated, and if we increase V_{DS} further the I_D current is constant, bcoz channel is fixed, if we further raise in I_D current V_{DS} , then the sharp breakdown current bcoz of breakdown.

Pinch-off current :-

→ The value of V_{GS} , at which I_D current gets constant, then pinch-off occurs.

→ The value of V_{GS} at which $I_D = 0$, is also known as pinch-off voltage.

→ The value of V_{GS} at which $I_D = 0$, that value of V_{GS} is known as pinch-off voltage.

i) For n-channel JFET Pinch-off voltage

ii) For p-channel JFET, Pinch-off voltage

JFET's negative V_{GS} gives n-channel JFET transfer chart :-

While increasing V_{GS} current increases.

For n-channel JFET, by increasing the value of JFET, I_D current gets reduced.

∴ Pinch-off voltage $V_{GS} = V_{PSS}$, $I_D = 0$.



The eqn best fit for above transfer characteristics is developed by circuit

is known as schockley

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{\sqrt{V_P}} \right]^2 \rightarrow \text{schockley eqn}$$

Derivation of Transconductance (g_m):-

Transconductance is defined as the ratio of ∂I_p current to the input voltage. i.e; change in

I_p / change in V_{GS}

$$g_m = \frac{I}{V}$$

$$\Rightarrow g_m = \frac{\partial I_p}{\partial V_{GS}}$$

$$\Rightarrow g_m = \frac{\partial I_p}{\partial V_{GS}}$$

$$\frac{\partial I_p}{\partial V_{GS}} = \frac{\partial^2 I_p}{\partial^2 V_{GS}} \cdot \frac{dV_{GS} \cdot (\partial^2 I_p) + dI_p \cdot (dV_{GS})}{(dV_{GS})^2}$$


$$= \frac{d}{dV_{GS}} \left[I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \right]$$

$$= I_{DSS} \times \frac{1}{V_P} \times 2 \left[1 - \frac{V_{GS}}{V_P} \right]$$


$$g_m = -2 \frac{I_{DSS}}{V_P} \left[1 - \frac{V_{GS}}{V_P} \right] \text{ ohm}^{-1} \text{ or } \Omega^{-1}$$

P-channel JFET :-


construction :-




Operation :-



I/P char:-



Transfer char:-




$$g_m = \frac{\partial I_D}{\partial V_{GS}} = -2 \left[\frac{I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P} \right) \right].$$




Symbol / Schematic diagram of JFET :-

23/10/19

n-channel JFET :-



P-channel JFET :-




Biassing in JFET :-

→ It is needed for faithful amplification.

OR it is needed to get operating point.

→ In case of ;


(i) Fixed Bias:-



For biasing, we need DC equivalent circuit :-

At DC, $f = 0$

$$Z_C = \frac{1}{f} = \infty, C = \text{open circuit.}$$



Applying KVL;

$$-V_{GG} - I_D R_D - V_{GS} = 0$$

$$\Rightarrow V_{GS} = -V_{GG}$$

$$V_{DD} - I_D R_D - V_{DS} = 0 \rightarrow \text{In outer KVL}$$

$$\Rightarrow V_{DS} = V_{DD} - I_D R_D$$

By Shockley's eqⁿ:

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$\Rightarrow I_D = I_{DSS} \left[1 + \frac{V_{GG}}{V_P} \right]^2 \quad (\because V_{GS} = -V_{GG})$$

$$V_{DS} = V_{DD} - \left[1 + \frac{V_{GG}}{V_P} \right]^2 R_D I_{DSS}$$

Q:- Determine (i) V_{GSS}


(ii) I_{DQ}

(iii) V_{DSQ}

(iv) V_D

(v) V_G

(vi) V_S in the below circuit.



Solve this by graphical approach.

Sol: $V_S = 0 \text{ V}$, (Ground's potential = 0V).

Applying KVL; $-2V - 1M\Omega \times I_G - V_{GS} = 0$

$(\because I_G = 0 \text{ V})$

$$\Rightarrow -2V = V_{GS}$$

$$V_{GS} = V_G - V_S^0$$

$$\Rightarrow -2V = V_G$$

$$\Rightarrow V_G = -2V$$

$$I_D = I_{DSS} \left[1 - \frac{(V_G)}{V_P} \right]^2$$

$$= 10 \left[1 - \frac{1}{1} \right]^2$$

$$= 10 \left[\frac{3}{4} \right]^2$$

$$= 10 \left(\frac{9}{16} \right)$$

$$= \frac{45}{8} \text{ mA}$$

~~5.625 mA~~

$$= \frac{90}{16} = 5.625 \text{ mA}$$

$$= 5.62 \text{ mA}$$

$$\therefore I_D = 5.62 \text{ mA}$$

$$16 - 2K \times 5.62 - V_{DS} = 0$$

$$\Rightarrow V_{DS} \approx 4.75 \text{ V}$$

$$V_{DS} = V_D - V_S^0$$

$$\Rightarrow 4.75 \approx V_D$$

v 24/10/2019

Graphical Approach: using input loop


Applying KVL, in an

$$-V_{GSG} - 0 \times R_G - V_{GS} = 0$$

$$\Rightarrow -2 - 0 - V_{GS} = 0$$

$$\Rightarrow V_{GS} = -2V$$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2 = 10 \left(1 + \frac{V_{GS}}{8} \right)^2 \text{ mA}$$



From the graph $I_{DQ} =$

Applying KVL at output loop,

$$16 - 2kI_D - V_{DS} = 0$$

$$\Rightarrow 16 - 2k \times 5.62 = V_{DS}$$

$$\Rightarrow 4.76 \text{ V} = V_{DS}$$

$$V_D - V_S = V_{DS}$$

$$\Rightarrow V_D = V_{DS}$$

$$\Rightarrow V_D = 4.76 \text{ V}$$


$$V_{GS} = -2 \text{ V}$$

$$\Rightarrow V_G - V_S = -2 \text{ V}$$

$$\Rightarrow V_G = -2 \text{ V}$$

voltage divider biasing:

circuit diagram:



In case of FET,

$$I_D = I_S \text{ always.}$$

$$I_g = 0$$

$$V_G = \frac{V_{DD} \times R_2}{R_1 + R_2}$$

Applying KVL in input loop :-

~~Consider V_G > 0~~

$$V_2 - V_{GS} - I_D R_S = 0$$

$$\Rightarrow V_{GS} = \frac{V_{DD} R_2}{R_1 + R_2} = I_D R_S$$

By Schotckley's eqn ;

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$\Rightarrow I_D = V_{DSS} \left[1 - \left(\frac{\frac{V_{DD} R_2}{R_1 + R_2} - I_D R_S}{V_P} \right)^2 \right]$$


Applying KVL at output ;

$$V_{DD} - I_D R_D - V_{DS} - I_D R_S = 0$$

$$\Rightarrow V_{DS} = V_{DD} - I_D R_D - I_D R_S$$


Q (V_{DS}, I_D)

Determine the following from the figure below :-



28/10/19

~~figure~~



Determine the following:

$$(i) I_{DSS} > V_{GSQ}$$

$$(ii) V_D$$

$$(iii) V_s$$

$$(iv) V_{DS}$$

$$(v) V_{DG}$$

$$\text{Ans:- } V_G = \frac{16 \times 0.27}{2.1 \text{ M}\Omega + 0.27 \text{ M}\Omega}$$

$$= 16 \times 0.27 = 1.82 \text{ V}$$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$= 8 \left[1 - \frac{V_{GS}}{-8} \right]^2 \text{ mA}$$

$$1.82 - V_{GS} - 1.5 \text{ k} I_D = 0$$

$$= 1.82 - 1500 I_D$$

$$I_D = 8 \left[1 + \frac{1.82 - 1500 I_D}{8} \right]^2$$

$$I_D = 2.4 \text{ mA}$$

~~$\frac{1.82 - 1500 I_D}{8}$~~

neglect these.

$$V_S = 1.5 \text{ k}\Omega \times 2.4 \text{ mA}$$

$$= 3.6 \text{ V.}$$

$$V_{GS} = V_G - V_S = 1.82 - 3.6 = -1.78 \text{ V.}$$

$$16 - 2.4 \text{ k}\Omega \times 2.4 \text{ mA} - V_{DS} = 3.6 = 0$$

$$V_{DS} = 6.64 \text{ V.}$$

$$V_{DS} = V_D - V_S$$

$$\Rightarrow 6.64 = V_D - 3.6 \quad V_D = 10.24 \text{ V.}$$

$$\Rightarrow V_{DS} = 10.24 \text{ V.}$$

$$V_{DG} = V_D - V_G$$

$$= 10.24 - 1.82$$

$$= 8.42 \text{ V.}$$

Graphical method :-


Applying KVL here,

$$1.82 - V_G - 1.5 \text{ k}I_D = 0 \quad (\pm)$$

$$V_G = \frac{16 \times 0.27 \text{ M}\Omega}{2.1 \text{ M}\Omega + 0.27 \text{ M}\Omega}$$

$$= 1.82 \text{ V.}$$

$$I_D = 8 \left[1 + \frac{V_{GS}}{8} \right]^2 \text{ mA.}$$



$$I_D = 4.4 \text{ mA}$$

$$V_{GS} = -2 \text{ V}$$

$$V_{GS} = V_G - V_S$$

$$\Rightarrow V_S = V_G - V_{GS}$$

$$V_{GS} = 0 \text{ V}, I_D = 8 \text{ mA}$$

$$V_{GS} = -8 \text{ V}, I_D = 0$$

$$V_{GS} = -4 \text{ V}, I_D = 2 \text{ mA}$$

$$V_{GS} = -2 \text{ V}, I_D = 1.21 \text{ mA}$$

MOSFET

→ Metal

+ insulator

→ It+ i-

gate

→ Mosf

(i) DM

W/H

an

CO

SOURCE

cor

→ Fo

a

2

0


→

MOSFET :-

- Metal oxide free or semiconductor field effect transistor.
- It is said to be when isolation between gate and channel is done by SiO_2 layer.
- MOSFET is classified into 2 types.

(i) DMOS (Depletion type MOSFET) present whenever there is a channel betⁿ source and drain, that MOSFET is DMOS.

Construction of DMOS :- 30/10/19




construction :-

- For n-channel depletion type MOSFET consider a lightly doped p-type substrate in which a heavily doped n-type material are diffused on the two side of top layer which can treat as source and drain.
- There is a channel present betⁿ source and drain through which carrier can move from source to drain.

→ On the top of drain & source metalic contacts are used to develop source & drain terminal.

→ To make an insulation between gate & channel SiO_2 layer is used. And on the top of SiO_2 layer metallic contact is used to develop gate terminal.

Operation :- (Op char. curve)



31/10/19

→ Keeping $V_{GS} = 0\text{V}$ and $V_{DS} = 0\text{V}$, there will be no movement of charge carriers from source to drain through the channel. I_D current = 0. By increasing V_{DS} very slowly some electrons and source will get repelled and they enter in to channel and move to drain. As a result, there will be movement of carriers from source to drain through channel. As a result some I_D current

in traps
will be present.

- If you increase further, the value of V_{DS} , more no. of e^- will move from source to drain, as a result I_D will increase. The value of V_{DS} will increase.
- If we further increase V_{DS} , I_D current will become constant (not increase).

- Because, channel is filled & channel getting saturated.

- If you further increase V_{DS} at same constant current will flow from source to drain.
- If we further increase V_{DS} there will be breakdown & there will be sharp raise in current from drain to source.



Graph shows variation of drain current with drain-to-source voltage.

- $V_{GS} = -V_E$, which are repelled by V_{DS} from the e^- which are opposed by the app. of source will be opposed by the app. of source.

$V_{DS} \geq 0$, I_D current gets reduced.

- When $V_{GS} = -V_E$ pinch off will occur quickly.

- By increasing V_{GS} very I_D current get reduced and it will reached $I_D = 0$.

- the value of V_{GS} at which I_D current = 0,


that value of V_{GS} is known as pinch off voltage.

→ But taking positive V_{GS} which are repelled by V_{DS} from source will be supported by applying V_{DS} supportively. so I_D current gets increase.

→ If you further increase the value of V_{GS} positively, I_D current gets increased by more and more. increasing V_{GS} +ve, I_D current further increases. But there is a condition that I_D current is greater than I_{DSS} . if I_D current is greater than I_{DSS} , then mode of operation is known as $I_D > I_{DSS}$.

This mode of operation of D-MOS is known as enhancement mode operation.


I/P charc



↑ transfer characteristics:

It is the characteristics curve between o/p current and i/p current for given V_{GS} .

\rightarrow enhancement mode in
D-type MOSFET.



transconductance :-

$$g_m = \frac{dI_D}{dV_{GS}}$$

$$= -\frac{2I_{DSS}}{V_P} \left[1 - \frac{V_{GS}}{V_P} \right]$$


04/11/2019

Properties
Biasing of DMOS :-



$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

① Fixed Bias :-





$$\boxed{V_{DS} = V_{DD} - I_D R_D}$$

$$V_S = 0$$

$$\boxed{V_{GDS} = -V_{GA}}$$

⑧ Voltage Divider:



$$① \rightarrow V - I_1 R_2 = 0 \Rightarrow V = I_1 R_2 = \frac{R_1 R_2}{R_1 + R_2} I$$

$$\Rightarrow \frac{V}{I} = R' = \frac{R_1 R_2}{R_1 + R_2}$$

$$② - (I - I_1) R_1 + I_1 R_2 = 0$$

$$\Rightarrow I_1 (R_1 + R_2) = I R_1$$

$$\Rightarrow I_1 = \frac{R_1}{R_1 + R_2} I$$

$$③ V_{DD} - I_D R_D - V_{DS} - I_{DS} R_{DS} = 0$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$\therefore V_{GS} = V_G - V_S \\ = V_{TH} - I_S R_S$$

$$V_S = I_S R_S$$

$$V_{GG} = V_{GS} + V_S$$

$$V_{GG} = V_{TH}$$

$$i/p \rightarrow V_{TH} - I_G R_G - V_{GS} - I_S R_S = 0$$

$$\Rightarrow V_{GS} = V_{TH} - I_S R_S$$

To solve the biasing circuit 2 different approaches can be adopted.

(1) Mathematical approach

(2) Graphical approach

Q: For a voltage divided circuit,

$$R_1 = 2 \cdot 1 \text{ M}\Omega \quad R_2 = 270 \text{ k}\Omega$$

$$R_D = 2 \cdot 4 \text{ k}\Omega, \quad R_S = 1 \cdot 5 \text{ k}\Omega$$

$$I_{DSS} = 8 \text{ mA}, \quad V_P = -1 \text{ V}$$

Power Supply = 16 V. Find out all the parameters using graphical & mathematical approach.

Sol: Mathematical Approach:-

$$R_{TH} = R_1 || R_2 = 2 \cdot 1 \text{ M}\Omega || 270 \text{ k}\Omega$$

$$= \frac{R_1 \cdot R_2}{R_1 + R_2} = \frac{2100 \times 270}{2100 + 270}$$

$$= \frac{567000}{2370} = 239.24$$

$$1) V_{TH} = \frac{16 \times 270 \times 10^3}{2370 \times 10^3} = 1.82 \text{ V}$$

$$2) V_{GS} = V_{TH} - I_S R_S = 1.82 - I_S \times 1.5 \times 10^3$$

$$V_{GS} = 1.82 - 1.5 \times 10^3 I_D$$

$$3) I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$= 8 \times 10^{-3} \left(1 + \frac{1.32 - 1.5 \times 10^3 I_D}{1} \right)^2$$

$$\Rightarrow I_D = \frac{g}{18} \times 10^{-3} (5.82 - 1.5 \times 10^3 I_D)^2$$

$$\Rightarrow 2I_D = [(5.82)^2 + (1.5 \times 10^3 I_D)^2 - 2 \times 5.82 \times 1.5 \times 10^3 I_D] \times 10^{-3}$$

$$\Rightarrow 2I_D = [33.85 + 2.25 \times 10^3 I_D^2 - 19.46 I_D]$$

$$\Rightarrow 2250 I_D^2 - 19.46 I_D + 33.85 \times 10^{-3} = 0$$

$$\Rightarrow I_D = \frac{19.46 \pm \sqrt{(2250)^2 - 4 \times 2250 \times 33.85 \times 10^{-3}}}{2 \times 2250}$$

$$= \frac{19.46 \pm \sqrt{378.69 - 304.65}}{1500}$$

$$= \frac{19.46 \pm \sqrt{74.04}}{1500}$$

$$= \frac{19.46 \pm 8.60}{1500}$$

$$= \frac{19.46 + 8.60}{1500} = 6.23 \times 10^{-3} = 6.2 \text{ mA}$$

$$\text{and } \frac{19.46 - 8.60}{1500} = 2.41 \times 10^{-3} = 2.4 \text{ mA}$$

steps for find I_D :-

- If the obtained I_D values has one -ve & +ve value of I_D , then select the +ve value, if both the values of I_D are +ve, put each the values of I_D in the V_{GS} eqn & find out the value of V_{GS} , which lies betw 0 and V_P . That becomes V_{GSQ} and the corresponding I_D value becomes I_{DQ} .
- If both the V_{GS} value lies either 0 & V_P then solve by graphical approach to find out I_{DQ} & V_{GSQ} .

$$-V_{GS} = 1.82 - 1.5 \times 10^3 \times 6.2 \times 10^{-3}$$

$$= 1.82 - 9.3 = 7.48$$


$$V_{GS} = 1.82 - 1.5 \times 10^3 \times 2.1 \times 10^{-3}$$
$$= 1.82 - 3.61$$

$$V_{GS} = -1.79 V$$

$$I_D = 2.4 mA$$

Ans. The drain current is 2.4 mA
and the drain voltage is -1.79 V.

Enhancement type MOSFET (E-MOS) 06/11/19




→ In this type MOSFET, initially there is no channel between source & drain, we have to enhance the channel bet' source and drain by application of V_{ds} .

Construction:

N-channel E-MOS :

→ For this consider a P-substrate and two heavily doped n-type material are diffused on the 2 sides of on the top of P-substrate.



P-substrate.

→ Which may lead to form source & drain and on the top of heavily doped n-type material, metallic contacts are used to form source & drain terminal.

→ To make isolation bet' channel & gate SiO_2 layer is present above the channel region, and on the top of SiO_2 layer, metallic contact is used to form the gate terminal.

Operation :-


- Keeping $V_{GS} = 0$, and by increasing V_{DS} there will be no movement of carriers from source to drain, becoz there is no channel. As a result I_D current = 0.
- To establish the channel, we have to increase V_{GS} +ve ly, when $V_{GS} \geq V_{TH}$ then channel will be established.
- By appln of $V_{GS} = +ve$, the holes in the channel region will be repelled by gate terminal & minority character of p-substrate will be attracted & this e^- will be deposited underneath of gate terminal.
- When $V_{GS} \geq V_{TH}$, channel region will be free of holes & only free e^- will flows and hence channel is established.
- When $V_{GS} < V_{TH}$, by application of any V_{DS} I_D current is 0.

threshold voltage (V_{TH}) :-
the value of V_{GS} at which channel is established, that value of V_{GS} is known as threshold voltage.

Note :-

V_{TH} is +ve for N-type E-MOS.
 V_{TH} is -ve for P-channel E-MOS.

O/P :-



→ Current eqⁿ in the saturation region is not satisfying by the circle's eqⁿ.

So, current in the saturation region is given by,

$$I_D = K (V_{GS} - V_{th})^2$$

Value of K depends on the aspect ratio and dielectric betw' gate & channel &

so on.


Aspect ratio: $\frac{W}{L}$ → Width of channel
→ Length of channel.

Transconductance:-

$$g_m = \frac{\partial I_D}{\partial V_{GS}}$$

$$\Rightarrow g_m = 2K(V_{GS} - V_{th})$$

symbol schematic diagram of E-MOS



07/11/2019

CMOS (Complementary MOS)

logic
+ve logic
-ve logic

logic level :-

→ When bit 0 or bit 1 is assigned to a voltage level, process is known as logic level. logic level can be 2 types.

(1) +ve logic level -

In this higher voltage value is assigned to bit 1 and lower voltage value is assigned to bit 0.

(2) -ve logic level -

similarly in this lower is assigned to 0 or bit 1 and higher is assigned to 1.

+ve logic

bit
1 → 5V

-5V → bit 0

1 → -5V, 0 → +5V


1 → 5V

0V → 0


1 → 0V, 0 → 5V

N-MOS :-

Case-I




Case-II



- To transmit bit 0 from source to drain by n-Mos is possible. But, n-Mos has inability to transmit bit 1 from source to drain.
- Similarly by p-Mos we can send bit 1 from source to drain and p-Mos has inability to send bit 0 from source to drain.
- In above 2 cases inability is bcoz of no channel betⁿ source & drain.
Bcoz of this inability p-Mos is always connected to tve voltage and N-Mos is always connected to ground.
- This strⁿ is known as c-Mos.
- Bas c-Mos consists up two network:
1. Pull up
 2. Pull down

in which, pull up is always connected to voltage and pull down is always connected to ground.

> Pull up network consists up only P-MOS.
pull down " " " " N-MOS.



Application :-

C-Mos has inverted (NOT Gate)

Truth table

I/P

O/P

0

1

1

0

$D = -5V$

I/P O/P

$N_{DD} = +5V$

$V_{GS} = 0V$

$V_{DS} = 5V$

$I_D = 0A$

$V_{GS} = -5V$

$V_{DS} = 0V$

$I_D = \infty A$

When logic 0 as input :

logic = 0 means $0V$.

for n-mos, $V_{GS} = 0V \Rightarrow$ NO channel i.e.; open circuit betⁿ S \rightarrow D.

for p-mos, $V_{GS} = -ve \Rightarrow$ channel established short circuit bet^p S \rightarrow D.

When $V_{GS} = V_{DS}$ at I_D / I_{DSS}

For n-MOS, $V_{GS} = 5V \Rightarrow$ channel i.e., short circuit between S \rightarrow D

For p-MOS, $V_{GS} = +ve \Rightarrow$ Channel established

short circuit S \rightarrow D

