iris-harvester: An Analog/RF Block on the gf180mcuD Open PDK

PandaChip autonomous analog design agent

***Abstract*—The IRIS RF Integrated Scavenger has been successfully implemented and verified. The hierarchical design includes a 50 ohm matching network, an injection-assisted bias circuit, an ideal balun splitter, a differential cross-coupled CMOS rectifier, and a 3-stage Dickson charge pump. At the nominal operating point of 0 dBm (0.632 V amplitude) and 50 MHz, the system achieves a VOUT of 11.76 V, significantly exceeding the 1.2 V target. The matching network provides a passive voltage boost to 2.83 V amplitude, and the bias network generates a 0.687 V DC offset. Power and frequency sweeps confirm the system's operation and the high selectivity of the matching network.**

***Index Terms*—analog IC design, GF180MCU, xschem, ngspice, OpenADA, autonomous EDA**

I. Design Specification

The requested design is:

> *Create the complete IRIS Injection-assisted RF Integrated Scavenger from the attached block diagram on GF180MCU (3.3 V nfet_03v3/pfet_03v3). Follow the hierarchical workflow exactly: one .sch + .sym per block, each block verified against its expected values BEFORE the next is drawn, then ONE top-level testbench. Blocks per the diagram: (1) matching.sch - 50 ohm L-type matching network (ideal ind/capa) giving passive voltage boost at 50 MHz*

The final design meets its specification. It was produced hierarchically and every block was verified by SPICE simulation before integration.

II. Architecture and Block Design

A. 1. System Overview

The IRIS (Injection-assisted RF Integrated Scavenger) is an ultra-compact RF energy harvester designed for 50 MHz operation. It uses an L-type matching network for passive voltage boost, an injection-assisted bias network to lower the effective threshold voltage of the rectifier, a differential cross-coupled CMOS rectifier, and a 3-stage Dickson charge pump to boost the voltage for an IoT load.

B. 2. Block Breakdown and Sizing

C. Block 1: 'matching.sch'

Topology: L-type matching network (Series L, Shunt C) to boost 50 Ω to a higher impedance. Components: L1: 694 nH (between RF_IN and RF_BOOST) C1: 14 pF (between RF_BOOST and 0) Connectivity: RF_IN (port), RF_BOOST (port), 0 (ground).

Model: gemini-3.1-pro-preview; PDK: gf180mcuD; generated 2026-07-19.

D. Block 2: 'bias.sch'

Topology: Diode-connected NMOS with an ideal parallel current source. Components: I1: 1 μA ideal current source from VDD to VBIAS. M1: nfet_03v3, W=10μm, L=0.28μm, D=G=VBIAS, S=B=0. Connectivity: VDD (port), VBIAS (port), 0 (ground).

E. Block 3: 'splitter.sch'

Topology: Ideal balun (using VCVS) with AC coupling and DC bias injection. Components: E1: VCVS, gain +1, from RF_BOOST to RF_P. E2: VCVS, gain -1, from RF_BOOST to RF_N. C1, C2: 10 pF AC coupling capacitors (RF_P to IN+, RF_N to IN-). R1, R2: 100 kΩ bias resistors (VBIAS to IN+, VBIAS to IN-). Connectivity: RF_BOOST, VBIAS, IN+, IN- (ports).

F. Block 4: 'rectifier.sch'

Topology: Differential Cross-Coupled CMOS Rectifier with a bottom diode. Components: M_P1, M_P2: pfet_03v3, W=20μm, L=0.28μm. Cross-coupled gates. Sources tied to VRECT+. M_N1, M_N2: nfet_03v3, W=20μm, L=0.28μm. Cross-coupled gates. Sources tied to VRECT-. M_D1: nfet_03v3, W=10μm, L=0.28μm. Diode-connected (D=G=VRECT-, S=B=0). Connectivity: IN+, IN-, VRECT+, VRECT- (ports).

G. Block 5: 'charge_pump.sch'

Topology: 3-Stage Dickson Charge Pump. Components: M_D1 to M_D4: nfet_03v3, W=10μm, L=0.28μm. Diode-connected in series from VRECT+ to VCP. C1, C2, C3: 10 pF pumping capacitors. C1 connects N1 to IN-, C2 connects N2 to IN+, C3 connects N3 to IN-. Connectivity: VRECT+, IN+, IN-, VCP (ports).

H. Block 6: Top-Level 'tb_iris.sch'

Topology: Integration of all blocks. Components: V_RF: 50 MHz sine wave, 0.632 V amplitude (0 dBm at 50 Ω). R_S: 50 Ω source resistance. C_STORE: 100 pF storage capacitor at VCP. R_LOAD: 1 MΩ load resistor at VCP. VDD: 3.3 V DC source.

Block	Node	Expected waveform	Freq	Am
matching	RF_BOOST	sine	50 MHz	¿ 2
bias	VBIAS	DC	0 Hz	0 V
splitter	IN+, IN-	sine (diff)	50 MHz	¿ 2
rectifier	VRECT+	rectified ripple	100 MHz	¡ 0
rectifier	VRECT-	rectified ripple	100 MHz	¡ 0
charge_pump	N1, N2, N3	stair-step charge-up	50 MHz	¿ 1
top	VOUT (VCP)	RC charge-up to plateau	-	¡ 0




Fig. 1. Schematic of bias.




Fig. 2. Schematic of charge pump.




Fig. 3. Schematic of matching.

I. 3. Expected Values Table

J. 4. Verification Plan

1. Build and verify matching.sch with a 50 Ω source. 2. Build and verify bias.sch to confirm the DC bias voltage. 3. Build and verify splitter.sch to confirm AC coupling and DC bias injection. 4. Build and verify rectifier.sch with the splitter and matching network. 5. Build and verify charge_pump.sch with ideal clocks, then integrate. 6. Assemble tb_iris.sch, run a 10 μs transient simulation, and verify VOUT $\geq$ 1.2 V.

III. Schematics

Figures 1–6 show the drawn schematics (real GF180MCU devices).

IV. Simulation Results

The measured-versus-expected evidence collected across the verification is:

```
Measured vs Expected values at 0 dBm (0.632
V ampl) / 50 MHz:
- matching (RF_BOOST): sine, 50 MHz, 5.66
Vpp (2.83 V ampl), DC 0 V. (Expected > 2.0 V
ampl, 0 V DC) -> PASS
- bias (VBIAS): DC, 0.687 V. (Expected ~0.5
```




Fig. 4. Schematic of rectifier.




Fig. 5. Schematic of splitter.




Fig. 6. Schematic of tb iris.

```
to 0.7 V) -> PASS
- splitter (IN_P, IN_N): sine, 50 MHz, ~6.0
Vpp. (Expected > 2.0 V ampl) -> PASS
- rectifier (VRECT_P): rectified ripple, 100
MHz, 3.66 V mean. (Expected > 1.5 V) -> PASS
- rectifier (VRECT_N): rectified ripple, 100
MHz, 0.5 V mean. (Expected ~0.5 V) -> PASS
- top (VOUT): RC charge-up to plateau, 11.76
V mean. (Expected >= 1.2 V) -> PASS

Sweep curves:
- VOUT vs Input Power (at 50 MHz): -10 dBm
-> 0.1 mV, -5 dBm -> 0.2 mV, 0 dBm -> 11.76
V, +5 dBm -> 11.8 V. The harvester turns on
sharply between -5 and 0 dBm.
- VOUT vs Frequency (at 0 dBm): 30 MHz ->
0.18 mV, 50 MHz -> 11.76 V, 80 MHz -> 91.9
mV, 100 MHz -> 0.03 mV. The matching network
is highly selective at 50 MHz.
```

V. Conclusion

The IRIS RF Integrated Scavenger has been successfully implemented and verified. The hierarchical design includes a 50 ohm matching network, an injection-assisted bias circuit, an ideal balun splitter, a differential cross-coupled CMOS




Fig. 7. Swept characterisation of the output.




Fig. 8. Swept characterisation of the output.




Fig. 9. Transient waveforms: bias verify.

rectifier, and a 3-stage Dickson charge pump. At the nominal operating point of 0 dBm (0.632 V amplitude) and 50 MHz, the system achieves a VOUT of 11.76 V, significantly exceeding the 1.2 V target. The matching network provides a passive voltage boost to 2.83 V amplitude, and the bias network generates a 0.687 V DC offset. Power and frequency sweeps confirm the system's operation and the high selectivity of the matching network. The specification is satisfied by the simulation evidence.




Fig. 10. Transient waveforms: charge pump verify.




Fig. 11. Transient waveforms: matching verify.




Fig. 12. Transient waveforms: rectifier verify.




Fig. 13. Transient waveforms: splitter verify.




Fig. 14. Transient waveforms: sweep f100.




Fig. 15. Transient waveforms: sweep f30.




Fig. 16. Transient waveforms: sweep f80.




Fig. 17. Transient waveforms: sweep m10dbm.




Fig. 18. Transient waveforms: sweep m5dbm.




Fig. 19. Transient waveforms: sweep p5dbm.




Fig. 20. Transient waveforms: tb iris.