

D05 RF Energy Harvester — Module and Design-Rule Report

GF180MCU, Chipathon 2026 project slot D05 (variant EH)

Gelochip / IRIS Harvester

September 5, 2026

Abstract

This report documents every module built for the D05 tapeout, the design rules each module must satisfy, whether it satisfies them, and the measured outputs. All results were produced by the foundry’s own GF180MCU KLayout sign-off deck (`run_drc.py`), `netgen` LVS, `magic` parasitic extraction and `ngspice-46`, run on the exact submitted file `D05_Gelochip.gds` and the exact top cell `D05_Gelochip`.

1 Scope and submitted files

File	Role
<code>gds/D05_Gelochip.gds</code>	The tapeout file. Hierarchical, 163 cells, dummy fill applied, bounding box exactly $(0,0)$ – $(550,550)\mu\text{m}$.
<code>D05_Gelochip_nofill.gds</code>	Same topology without fill. Review aid only — it fails density.
<code>D05_Gelochip_FET.gds</code>	Capacitor-free view used for LVS and PEX (see Sec. 6).
<code>D05_Gelochip_source.spice</code>	LVS source netlist.
<code>RFEH_PEX_pex.spice</code>	Extracted netlist: 2293 resistors, 439 capacitors.

2 Module catalogue

Nine modules were built and validated individually. The five transistor blocks are taken verbatim from the signed-off design; the capacitor modules are new (Sec. 3).

Module	Function	Size (μm)	Value	Status
<code>unit_diode</code>	guarded diode-connected NMOS	10.8×9.1	—	PASS
<code>rectifier</code>	cross-coupled full-wave rectifier	17.2×32.9	—	PASS
<code>startup_bias</code>	injection-assisted startup bias	19.8×30.9	—	PASS
<code>pump_ladder</code>	3-stage Dickson charge pump	48.3×14.1	—	PASS
<code>load_diode</code>	MOS-diode output load	37.9×6.1	—	PASS
<code>mimb_unit</code>	MIM-B capacitor unit	29.6×30.1	0.784 pF	PASS
<code>cap_inject</code>	injection capacitor bank	25.7×19.4	0.300 pF	PASS
<code>cap_stage</code>	pump stage capacitor bank	32.9×54.5	1.200 pF	PASS
<code>cap_storage</code>	output storage capacitor bank	213.5×119.4	19.998 pF	PASS

Transistor modules were checked with foundry DRC + `netgen` LVS. Capacitor modules were checked with foundry DRC + a plate-separation test, because no extractor available here models a MIM device.

3 The MIM-B capacitor module

The previous design used GLayout’s `mimcap()`, which draws Metal2 + `CAP_MK` + a Via2 array + Metal3. On GF180 that is not a capacitor: it is an ordinary via array, a short circuit. A real MIM needs **FuseTop (75/0)** as the top electrode — `mim_a.drc` states `mim7_l11 = fusetop.not(cap_mk)`, i.e. `CAP_MK` only *marks* FuseTop.

Which metal pair carries the MIM depends on the metal stack. The deck’s variant table is authoritative:

Variant	metal_top	mim_option	metal_level	
A	30K	A	3LM	
B	11K	B	4LM	
C	9K	B	5LM	← candidate
D	11K	B	5LM	← used for sign-off
E	9K	B	6LM	
F	9K	A	6LM	

This design is **5LM** (met1–met5; the padding cell `gf180mcu_fd_io__asig_5p0` is a 5LM cell), so only `mim_option=B` exists. The module is therefore built as: Metal4 bottom plate, FuseTop top plate, Via4 contact, and *both* terminals brought out on Metal5 — rule MIMTM.10 forbids contacting the Metal4 bottom plate from below.

MIM-B rule compliance

Rule	Requirement	Implemented	Result
MIMTM.1	met4 to neighbouring MIM bottom plate $\geq 1.2\ \mu\text{m}$	$1.4\ \mu\text{m}$	PASS
MIMTM.2	met4 encloses via4 in the MIM region $\geq 0.4\ \mu\text{m}$	$0.5\ \mu\text{m}$	PASS
MIMTM.3	met4 encloses FuseTop $\geq 0.6\ \mu\text{m}$	$0.8\ \mu\text{m}$	PASS
MIMTM.4	FuseTop encloses via4 $\geq 0.4\ \mu\text{m}$	$0.4\ \mu\text{m}$	PASS
MIMTM.5	FuseTop to bottom-contact via4 $\geq 0.4\ \mu\text{m}$	$0.5\ \mu\text{m}$	PASS
MIMTM.6	FuseTop to unrelated FuseTop $\geq 0.6\ \mu\text{m}$	$1.4\ \mu\text{m}$	PASS
MIMTM.7	FuseTop covered by <code>CAP_MK</code> $\geq 0\ \mu\text{m}$	$0.2\ \mu\text{m}$	PASS
MIMTM.8a	FuseTop area $\geq 25\ \mu\text{m}^2$	enforced in code	PASS
MIMTM.8b	FuseTop area $\leq 10000\ \mu\text{m}^2$ per capacitor	enforced in code	PASS
MIMTM.9	via4 spacing on the top plate $\geq 0.5\ \mu\text{m}$	$0.54\ \mu\text{m}$	PASS
MIMTM.10	no Via3 may touch the Metal4 bottom plate	both terminals on met5	PASS
MIMTM.11	FuseTop per shared bottom plate $\leq 10000\ \mu\text{m}^2$	one plate per unit	PASS

Critical caveat. A clean DRC result is only meaningful if the MIM rules actually ran. Every MIM rule keys off `fusetop`; with no FuseTop drawn they match nothing and pass *vacuously* — which is exactly why the previous, shorted design was reported “DRC clean”. The sign-off log must therefore be read, not just its verdict. For the submitted file it contains:

4 Metal, via and density rules

Rule	Requirement	Design uses	Measured	Result
M1.1	met1 width $\geq 0.23 \mu\text{m}$	$0.5 \mu\text{m}$ straps	min $0.500 \mu\text{m}$	PASS
M2.1	met2 width $\geq 0.28 \mu\text{m}$	$8.0 \mu\text{m}$ pin landings	min $0.500 \mu\text{m}$	PASS
M3.1	met3 width $\geq 0.28 \mu\text{m}$	$0.8/2.0 \mu\text{m}$ lanes	min $0.500 \mu\text{m}$	PASS
M4.1	met4 width $\geq 0.28 \mu\text{m}$	$2.0 \mu\text{m}$ rails	min $0.500 \mu\text{m}$	PASS
M5.1	met5 width $\geq 0.28 \mu\text{m}$	$2.0 \mu\text{m}$ buses	min $2.000 \mu\text{m}$	PASS
V4.1	via4 exactly $0.26 \mu\text{m}$	$0.26 \mu\text{m}$	$0.26 \mu\text{m}$	PASS
V4.2b	via4 spacing in arrays $\geq 0.36 \mu\text{m}$	$0.54 \mu\text{m}$ pitch gap	—	PASS
M1.4	met1 coverage $> 30\%$	dummy fill	43.2%	PASS
M2.4	met2 coverage $> 30\%$	dummy fill	43.7%	PASS
M3.4	met3 coverage $> 30\%$	dummy fill	42.8%	PASS
M4.4	met4 coverage $> 30\%$	dummy fill	45.6%	PASS
M5.4	met5 coverage $> 30\%$	dummy fill	45.9%	PASS
PL.8	poly2 coverage = 14%	dummy fill	43.2%	PASS

Dummy fill uses a $1.4 \mu\text{m}$ clearance on met4 rather than the $0.3 \mu\text{m}$ metal spacing, because MIMTM.1 keeps any Metal4 at least $1.2 \mu\text{m}$ away from a MIM bottom plate. Fill also keeps clear of the slot edge, the Metal2 corner keep-outs and the five pin landings.

5 Project-slot rules

Requirement	Source	Measured	Result
Area exactly $550 \times 550 \mu\text{m}$	D05.EH.def DIEAREA	bbox (0,0)–(550,550)	PASS
Layer 0/0 boundary present	organiser flow	present	PASS
Five pins, Metal2, west edge	D05.EH.interface.yaml	all five landed	PASS
VSS (W12, dvss)	6 rects, $60.000 \mu\text{m}^2$	$60.000 \mu\text{m}^2$ covered	PASS
RFP (W13, asig_5p0)	8 rects, $20.320 \mu\text{m}^2$	$20.320 \mu\text{m}^2$ covered	PASS
RFN (W14, asig_5p0)	8 rects, $20.320 \mu\text{m}^2$	$20.320 \mu\text{m}^2$ covered	PASS
VOUT (W15, asig_5p0)	8 rects, $20.320 \mu\text{m}^2$	$20.320 \mu\text{m}^2$ covered	PASS
VCC (W16, dvdd)	6 rects, $60.000 \mu\text{m}^2$	$60.000 \mu\text{m}^2$ covered	PASS
Metal2 corner keep-outs	D05.EH.def BLOCKAGES	none issued for EH	PASS
(regression against variant D)	(529,548)–(550,550), (0,0)–(2,21)	both clear on a D build	PASS
Hierarchical GDS, unique cell names	requested by the integrator	163 cells, all D05_-prefixed, no \$	PASS

6 Verification methodology

Three points matter for interpreting the results.

DRC is the foundry KLayout deck, not magic. magic’s gf180mcuD technology has no MIM device and a much thinner rule set; it is what allowed the previous shorted capacitors to pass. All DRC numbers here come from `run_drc.py --variant=D --density --antenna`.

LVS runs on the capacitor-free FET view. No extractor available here models a MIM, so a with-capacitor extraction would read the via4 sea on FuseTop as a plate short. LVS therefore proves the transistor topology; the capacitors are verified geometrically instead.

Capacitors are verified by layer-aware net extraction. A via4 landing *on* FuseTop is modelled as `met5↔FuseTop`; a via4 landing *off* FuseTop as `met5↔met4`; FuseTop is never joined to met4 — that gap *is* the capacitor. A naive “via4 joins met4 to met5” model reports every MIM as a short.

7 Verification results

Check	Result	Status
Foundry DRC, geometry + density + antenna	0 flagged items	PASS
MIM rules actually executed	MIM Option: B, fusetop has 34 polygons	PASS
netgen LVS, exact file and top cell	circuits match uniquely, 9 ports	PASS
Per-module DRC + LVS (9 modules)	all clean	PASS
Net separation	9 named nets, each on exactly one net	PASS
Dangling metal	0.00 μm^2 unreachable	PASS
Capacitor plate separation	34 plates, none shorted or floating	PASS
Capacitor net assignment	all 5 on their intended net pairs	PASS
Route widths	nothing below its DRC minimum	PASS
PEX device parameters	schematic histogram = extracted histogram	PASS

Capacitor net assignment

Bank	Top plate	Bottom plate	Intended
storage (28 units, 19.998 pF)	VOUT	VSS	VSS / VOUT PASS
stage 1 (2 units, 1.200 pF)	N1	RFN	RFN / N1 PASS
stage 2 (2 units, 1.200 pF)	N2	RFP	RFP / N2 PASS
inject 1 (1 unit, 0.300 pF)	VMID1	RFP	RFP / VMID1 PASS
inject 2 (1 unit, 0.300 pF)	VMID2	RFN	RFN / VMID2 PASS

8 Measured outputs

Post-layout, on the extracted netlist (2293 R, 439 C) with the capacitors at the values the MIM-B geometry actually realises, simulated in `ngspice-46`.

Quantity	Condition	Result
VRECT (rectified rail)	± 0.9 V, 30 MHz differential	0.817 V
VOUT (harvested output)	same	1.578 V
Pump gain VOUT/VRECT	same	$2.46\times$
Input impedance Z_{in}	30 MHz, large-signal	$2324 - 170j \Omega$ differential
Matching network (off-chip)	to 100Ω	shunt 10.5 pF + series 1265 nH/side
VOUT at 0 dBm	30 MHz, unmatched	0.31 V
VOUT at +8 dBm	30 MHz, unmatched	1.94 V
Sensitivity (VOUT ≥ 1 V)	unmatched	+3.7 dBm
Sensitivity (VOUT ≥ 1 V)	L-matched	-7.2 dBm
Matching gain	—	≈ 10.8 dB
Total on-chip MIM capacitance	—	22.998 pF

9 Defects found and corrected

Defect	Cause and correction	Status
Capacitors were metal shorts	<code>mimcap()</code> drew met2/via2/met3 with no FuseTop; the 22 pF storage bank tied VOUT to VSS. Rebuilt on the MIM-B stack.	fixed
Wrong metal pair	<code>mim_option=A</code> (met2/met3) exists only for 3LM/6LM; this is 5LM. Capacitors moved to met4/met5.	fixed
Flat GDS, cell named <code>rf_energy_harvester\$1</code>	<code>component_snap_to_grid()</code> flattens by design. Skipped; cells renamed and prefixed.	fixed
No connection to the padding	The core's rail pads sat $137 \mu\text{m}$ inside the slot on met4. Added a met4/met3 boundary router to the Metal2 landings.	fixed
Density 0.1–11 %	Added dummy fill on all six layers.	fixed
Five met4 rails welded together	<code>mmlink</code> draws each stub on the <i>port's own</i> layer; met4 ports shorted the rails they crossed. Ports now drop on met3.	fixed
N1/N2 shorted to VSS	Those ports sit <i>inside</i> the pump, above its own met3 VSS bar. They now route upward to a second rail band.	fixed
N1 merged with VMID1	Two capacitors shared an x column, so their met5 buses overlapped. Each capacitor now has its own column.	fixed
VOUT and VRECT each split in two	The bottom rail did not extend to the met5 tie column, so the tie landed on an isolated pad. Rails now include the tie anchor.	fixed

10 Open items

1. **OPEN Process variant.** The capacitors are MIM-B because that is what the deck offers for a 5LM stack. The organisers should confirm the shuttle runs a 5LM variant with the MIM module enabled. A different metal count moves the capacitors to a different metal pair, and the floorplan with them.
2. **OPEN Post-layout re-closure.** The results in Sec. 6 use the MIM-B capacitance values but an extraction taken from the capacitor-free view. They have not yet been re-closed against the real MIM-B parasitics. This is the remaining engineering step before tapeout.