

**JANUARY 2018.** 

## CS303 DIGITAL DESIGN FINAL EXAM

| STUDENT NAME & ID: |  |  |  |  |
|--------------------|--|--|--|--|
|                    |  |  |  |  |
|                    |  |  |  |  |
| DATE:              |  |  |  |  |
|                    |  |  |  |  |
|                    |  |  |  |  |

## Instructions:

- Examination time: 120 min.
- Write your **name** and **student number** in the space provided above.
- This examination is closed book.
- There are 3 questions. The points for each question are given in the square brackets, next to the question title. The overall maximum score is **100**. This final exam **weighs 40%** of your **final grade**.
- Answer each question in the space provided. If you need to continue an answer onto the back of the sheet, clearly indicate that and label the continuation with the question number.

| QUESTION | 1     | 2    | 3   |  |
|----------|-------|------|-----|--|
| POINTS   | /21   | /30  | /49 |  |
|          | TOTAL | /100 |     |  |

| 1. Mark the correct statement(s) (21  |    |     |   |                              | 21 %) |      |   |     |
|---|----|-----|---|------------------------------|-------|------|---|-----|
| 1.1   |    |     | nber 154 <sub>(10)</sub> to bas<br>b) -232, | se 8 gives the fo<br>c) 254, |       | 232. |   | [3] |
| 1.2 Which of the following gates is represented by the shown truth-table? [3] |    |     |   |                              |       |      |   |     |
|   | A. | X 2 | 7   | C.                           | X     | X    | Υ | Z   |
|   |    | Y   | 4   |                              | Y     | 0    | 0 | 1   |
|   |    |     |   |                              |       | 0    | 1 | 1   |
|   | D  | _   |   | <b>D</b>                     |       | _    | _ |     |

1.3 The minimum number of NAND gates (only!) with which it is possible to implement a three-input OR gate is (hint: use DeMorgan's theorem): [3]

- a) 3,
- b) 5,
- c) 6,
- d) It is not possible to do.

1.4 What is the minimum number of flip-flops needed to build a counter that counts uninterrupted sequence from 0 to 12?[3]

- a) 2,
- b) 3,
- c) 4,
- d) It is not possible to do.

1.5 Which of the following is a valid rule of Boolean algebra:

- a)  $x \cdot 0 = x$ ,
- b)  $x \cdot x' = 1$ ,
- c)  $x \cdot x = x$ ,

- d)  $x \cdot 1 = 1$ ,
- e) 1 + 0 = 0,
- f) None of these

1.6 Which of the following equations is the un-simplified Sum-Of-Products equation for the truth table shown? [3]

- a) AB'C + AB'C' + A'B'C + A'B'C',
- b) A'B'C' + A'B'C + A'BC + AB'C,
- c) (A + B' + C) (A' + B + C) (A' + B' + C) (A' + B' + C'),
- d) (A' + B + C') (A + B' + C') (A + B' + C') (A + B + C)

| Α | В | С | F <sub>13</sub> |
|---|---|---|-----------------|
| 0 | 0 | 0 | 1               |
| 0 | 0 | 1 | 1               |
| 0 | 1 | 0 | 0               |
| 0 | 1 | 1 | 1               |
| 1 | 0 | 0 | 0               |
| 1 | 0 | 1 | 1               |
| 1 | 1 | 0 | 0               |
| 1 | 1 | 1 | 0               |
|   |   |   |                 |

[3]

1.7 What is the decimal equivalent to the binary number expressed in 2's complement notion 0101102: [3]


- a) 22,
- b) -22,
- c) -42,
- d) 42.


## 2. Logic gates and components

(30%)

2.1 Sketch a negative-edge triggered JK type flip flop as a single block! Write down its excitation table and truth table. What asynchronous inputs could it have? [8]

- 2.2 Implement the functions of a full adder (SUM and Carry Out) using 4x1 multiplexers and external gates. Use back of the sheet. [8]
- 2.3 Determine the output frequency for the circuit shown below. You can sketch the time diagram of the clock and output to argument for your answer. Note that 5V is logical "1" and the clock is a 1kHz square wave signal.[8]





2.4 Your RAM consists of four 32Mx16 RAM chips. A decoder enables only one of the four chips at a time. What is the total capacity of the memory? What are the width and depth of the memory? How many address bits are connected to each memory chip, and how many are connected to the decoder?

[6]


## 3. VHDL + Finite State Machine Design exercise

(49%)

3.1 How do the following two code fragments differ? Be specific and answer the questions below:

**PROCESS** PROCESS (Reset, Clock) **BEGIN** BEGIN WAIT UNTIL (CLock'EVENT AND Clock='1'); IF reset='1' THEN IF reset='1' THEN Q3<='0'; Q2<='0'; **ELSEIF (Clock'EVENT AND Clock='1') ELSE** THEN Q2<=D; Q3<=D; **END IF; END IF; END PROCESS; END PROCESS;** 

- a) When PROCESS begins in both fragments? What is the difference? [4]
- b) What are the output conditions in each? [4]
- c) Which flip-flop is specified by each fragment? [4]
- d) Are those flip-flops rising or falling edge, with synchronous or asynchronous reset? [4]
- 3.2 Figure to the right shows state diagram of vending machine. The vending machine accepts nickels and dimes. All electronic signals in the vending machine are synchronized to the **positive edge** of a Clock signal. The vending machine's coin-receptor mechanism generates two signals, **senseD** and **senseN**, which are asserted when a dime or a nickel is detected. Assume that the coin receptor also generates two other signals, **D** and **N**. The D signal is set to 1 for one clock cycle after senseD becomes 1, and N is set to 1 for one clock cycle after senseN becomes 1. Note that it is not possible to have both D and N set to 1 at once.



| a) | How many flip-flops would be necessary to implement this state machine? Would state machine be Mealy or Moore type, if implemented according to the given state diagram? [4] |          |          |  |  |
|----|--|----------|----------|--|--|
| b) | With two inputs D and N and five states the FS counting the impossible inputs (D=1 and N=1) and  |          |          |  |  |
| c) | Now complete the VHDL code for vending machine   | ne contr | ol. [25] |  |  |
|    | LIBRARY ieee;  |          |          |  |  |
|    | USE ieee.std_logic_1164.all;   | WHEN     | S2=>     |  |  |
|    |  |          | ;        |  |  |
|    | ENTITY vending_machine IS PORT (   |          | ;        |  |  |
|    | TONT (   |          | ;        |  |  |
|    |  | END IF   | ;        |  |  |
|    |  |          |          |  |  |
|    | );   | WHEN     |          |  |  |
|    | END vending_machine;   | •        | <i>i</i> |  |  |
|    | ARCHITECTURE behavior OF vending_machine IS  | •        | ;        |  |  |
|    | TYPE State_type IS (S1,S2,S3,S4,S5);   |          | ;        |  |  |
|    | SIGNAL y:;   | END IF   | ;        |  |  |
|    | SIGNAL y,  | WHEN     | S4=>     |  |  |
|    | BEGIN  |          | •        |  |  |
|    | PROCESS (Reset1,Clock)   | •        | ,        |  |  |
|    | BEGIN IF Reset1='0' THEN   | WHEN     | S5=>     |  |  |
|    | IL VESETT- O THEM  |          | ;        |  |  |
|    |  |          |          |  |  |
|    | ELSIF (Clock'EVENT AND) THEN CASE y IS   | END CA   | ·        |  |  |
|    | CASE y 13  | END IF   |          |  |  |
|    | WHEN S1=>  | END PI   | ROCESS;  |  |  |
|    | IF N='1' THEN;   |          |          |  |  |
|    | ELSIF D='1' THEN;  |          | ;        |  |  |
|    | ELSE;  | END be   | ehavior; |  |  |
|    | END IF;  |          |          |  |  |