




# Full Addder (1 of 17)




OR 32 (2 of 17)




NOT 32 (3 of 17)




XOR 32 (4 of 17)




AND 32 (5 of 17)



NOR 32 (6 of 17)




Logical32 (7 of 17)



00 = AND  
01 == OR  
11 XOR  
10 = NOR


May Implement Later for smaller ALU

R\_Zero (8 of 17)







# 2's Complement (9 of 17)




# Shift Right (10 of 17)




Shift Left (11 of 17)




# SLT (Set Less Than) (12 of 17)




# 32b Adder (13 of 17)




# 32b Subtract (14 of 17)



4 bit CLA (15 of 17)



# CLA (Carry lookahead adder) (16 of 17)





main (17 of 17)

