

NOTE: CLK and RST trees are not represented, but it is implicit that these signals reach every clocked element (registers, register file, control unit)

As well, register enable signals from control unit to datapath registers are omitted