

# CSE 312: Electronic Design Automation Project 2: Task 3

# CESS Fall 2022

# **Submitted by:**

Mariam Sameh Elkhatib	20P1599
Laila Ihab Mohamed	20P1005
Seif allah Mohamed Elalfy	20P5640
Omar Ali Sobhy	20P2084
Habiba Yasser Abdel Razek	20P9595
Adham Yasser Kassab	20P9705
Khaled Mohamed Hassan	20P9978
Sarah Medhat Sayed	20P8579

# Table of Contents

Introduction:	3
Design 1:	2
Design 2:	
Design 3	

# Task 3: Automatic Test Bench Generator

# **Introduction:**

RTL code needs to frequently be tested using a testbench by hardware engineers using Verilog. Writing a testbench skeleton using an entity declaration is a common text manipulation technique.

There must be a testbench for each design unit in a project. Hours can be saved on each project by automatically creating testbench skeletons. In the future, though, that time may be cut down to seconds with a little Perl programming.

#### This Test Bench Generator should be constructed from:

- o Verilog Parser, that also extract control flow of your design (if/else, branches, cases,...)
- o Stimulus Generator (Sequencer, Driver)
- o TB Writer: TB Module, Initial Block for Initialization, Clock Generation, Instantiation, Tests Generator, Monitor

Three Verilog designs have been implemented and tested through the test bench generator.

# Design 1:

```
input wire X,
input wire Y,
input wire Ci,
output wire S,
output wire Co

);

assign S = X ^ Y ^ Ci;
assign Co = (X&Y) | (Ci&X) | (Ci&Y);
endmodule
```

#### **Test Bench generated:**

```
module fulladder_tb ();
reg X;
reg Y;
reg Ci;
wire S;
wire Co;

initial
   begin
   $monitor("Ci = %lb", Ci);
   end

initial
   begin
   $dumpfile("fulladder.vcd");
   $dumpvars;
```

```
//testing conditional statements

//directed test cases
X = 1'b1;
Y = 1'b0;
Ci = 1'b0;

#20

X = 1'b1;
Y = 1'b1;
Ci = 1'b0;

#20

X = 1'b1;
Ci = 1'b0;

Ci = 1'b1;
```

```
#20

//randomized test cases
X = $urandom$2;
Y = $urandom$2;
Ci = $urandom$2;
#20

X = $urandom$2;
Y = $urandom$2;
Ci = $urandom$2;
Ci = $urandom$2;
Ci = $urandom$2;
#20


X = $urandom$2;
Ci = $urandom$2;
Y = $urandom$2;
Y = $urandom$2;
Y = $urandom$2;
Ci = $urandom$2;
```


#### The Test bench generator divides the design into:

- 1) Verilog parser: identifies the module name of the design (fulladder), input output ports of the module, registers and wires: input wires X,Y and Ci as registers to hold values, outputs are defined as wires(S, Co)
- 2) Stimulus generator: generates the randomize test cases by using \$urandom which must know the max number the register can hold to generate number between 0 and this number, it also generates corner test cases to target certain conditions.
- **3) TB writer:** identifies the initial blocks It also generates monitor commands and instantiation of input output ports.

# **Coverage report and waveforms:**







# Design 2:

```
module shifter (
                                                    clk,
        input
        input
                                                    load,
        input
                                                    right,
        input
                                                    left,
        input
                                  [4:0]
                                           in_value,
        output reg
                                  [4:0]
                                           value
);
reg [4:0] internal_reg;
always @ (posedge clk)
begin
         if (load)
          begin
                  internal_reg <= in_value;</pre>
          value <= internal_reg;</pre>
          end
         else if (right)
          begin
                  internal_reg <= internal_reg >> 1;
                  value <= internal_reg;</pre>
          end
         else if (left)
          begin
                  internal_reg <= internal_reg << 1;</pre>
     value <= internal_reg;</pre>
          end
     else value <= internal_reg;
end
```

endmodule

#### **Test Bench generated:**


endmodule

```
initial
                                                     begin
module shifter tb ();
                                                     $monitor("in value = %5b", in value);
 reg clk;
 reg load;
                                                 initial
 reg right;
                                                     begin
 reg left;
                                                     $dumpfile("shifter.vcd");
 reg [4:0] in_value;
                                                     $dumpvars ;
 wire [4:0] value;
                                                     //testing condtional statements
 initial
                                                     //directed test cases
     begin
                                                     load = 1'b1;
     clk = 1'bl;
                                                     right = 1'bl;
     repeat (1000)
                                                     left = 1'b0;
         begin
                                                     in value = 5'b00111;
         #10
         clk = ~clk;
         end
     end
    #20
                                                         #20
    load = 1'b0;
   right = 1'b0;
                                                         load = $urandom%2;
   left = 1'b0;
                                                         right = $urandom%2;
   in_value = 5'b10100;
                                                         left = $urandom%2;
                                                         in value = $urandom%33;
    #20
   load = 1'b0;
   right = 1'b0;
                                                         load = $urandom%2;
   left = 1'b1;
                                                         right = $urandom%2;
   in_value = 5'b11001;
                                                         left = $urandom%2;
                                                         in value = $urandom%33;
                                                         #20
    //randomized test cases
                                                         load = $urandom%2;
    load = $urandom%2;
                                                         right = $urandom%2;
   right = $urandom%2;
                                                         left = $urandom%2;
    left = $urandom%2;
                                                         in_value = $urandom$33;
    in value = $urandom\33;
       #20
       $finish;
       end
       shifter DUT (
            .clk(clk),
            .load(load),
            .right (right),
            .left(left),
            .in_value(in_value),
            .value(value)
       );
```

#### The Test bench generator divides the design into:

- 1) Verilog parser: since the design is made up of multiple pf if statements, the parser extracts and controls the flow of these conditions, it also identifies the module name shifter(), input outputs ports and their registers and wires.
- 2) Stimulus generator: generates the randomize test cases by using \$urandom which must know the max number the register can hold to generate number between 0 and this number, it also generates corner test cases to target certain conditions to ensure that it will be totally covered.
- **3) TB writer:** identifies the initial blocks It also generates monitor commands and instantiation of input output ports. In this design the clock is used so the TB writer is responsible for generating the clock and making the appropriate delays.

#### **Coverage report and waveforms:**



# Design 3

# **Test Bench generated:**

```
imodule case3_tb ();
reg [3:0] x;

wire [1:0] pcode;

initial
   begin
   $monitor("x = %4b", x);
   end

initial
   begin
   $dumpfile("case3.vcd");
   $dumpvars;
```

```
//testing condtional statements

//directed test cases
x = 4'b1010;

#20
x = 4'b1110;

#20
x = 4'b0101;

#20
//randomized test cases
x = $urandom%17;
```

```
#20
x = $urandom%17;
#20
x = $urandom%17;
#20
x = $urandom%17;
```

```
$finish;
end
case3 DUT (
.x(x),
.pcode(pcode)
);
endmodule
```

#### The Test bench generator divides the design into:

- 1) Verilog parser: since the design is made up of multiple pf if statements, the parser extracts and controls the flow of these conditions, it also identifies the module name case3(), input outputs ports and their registers and wires. In this design logical operators are used in the condition part of the if statements, parser can extract those operators and perform the comparison to produce either 0 (false) and 1(true) to be able to identify either to continue in this if statement or proceed to the other one.
- **2) Stimulus generator:** generates the randomize test cases by using \$urandom which must know the max number the register can hold to generate number between 0 and this number, it also generates corner test cases to target certain conditions to ensure that it will be totally covered.
- **3) TB writer:** identifies the initial blocks It also generates monitor commands and instantiation of input output ports. In this design the clock is used so the TB writer is responsible for generating the clock and generating the appropriate delays.

#### **Coverage report and waveforms:**

