



Design of off' Arithmetic circuits:


- The basic component of the arithmetic section of an ALU is a parallel adder. A parallel adder is constructed with a number of full adder connected RA cascade.
- 5-different Arithmetic operations are:




① Addition




② Addition with carry.




③ A plus 1's complement of B




④ Subtraction




⑤ Transfer A



⑥ Increment A




⑦ Increment A



⑧ Transfer A

- Objective of arithmetic circuit design is to design a combinational circuit before the parallel adder, so that it can produce required F according to the select inputs.
- The block diagram of Arithmetic circuit is;



→ Function table:

Function select		C_{in}	F	Remarks
0	0	0	A	Transfer
0	0	1	$A + \bar{1}$	Increment
0	1	0	$A + B$	Addition
0	1	1	$A + B + 1$	Addition with $C_{in} = 1$
1	0	0	$A + \bar{B}$	$A + 1's$ comp. of B
1	0	1	$A + \bar{B} + 1$	$A - B$
1	1	0	$A + \text{all } 1's$	$A - 1$
1	1	1	$A + \text{all } 1's + 1$	A

→ Truth table for CLC PS of:

I/P's	O/P's
S ₁ S ₀ A _i B _i	X _i Y _i
0 0 0 0	0 0
0 0 0 1	0 0
0 0 1 0	1 0
0 0 1 1	1 0
0 1 0 0	0 0
0 1 0 1	0 1
0 1 1 0	1 0
0 1 1 1	1 1
1 0 0 0	0 1
1 0 0 1	0 0
1 0 1 0	1 1
1 0 1 1	1 0
1 1 0 0	0 1
1 1 0 1	0 1
1 1 1 0	1 1
1 1 1 1	1 1

→ Using K-Map for X_i & Y_i

① for X_i

From above truth table, we can see that, ~~the same~~


$$X_i = A_i$$

② for Y_i

		A _i B _i			
		00	01	11	10
S ₁ S ₀	00				
	01		1 1		
11	1	1 1	1		
10	1			1	

$$\therefore Y_i = S_0 B_i + S_1 \bar{B}_i$$

→ The single stage arithmetic CKE is as;




→ Let the inputs A and B are both of 4-bit length, i.e
 $A = A_4 A_3 A_2 A_1$ &

$$B = B_4 B_3 B_2 B_1$$

then we draw the following logic diagram for ALU supporting various arithmetic operation on A & B.

→ logic diagram of



Prq: 4-bit logic diagram of Arithmetic ckt.

③ Design an arithmetic circuit with two selection variables S_1 and S_0 , that generate the following Arithmetic operation
 Draw the logic diagram of one typical stage.

S_1	S_0	$Cin = 0$	$Cout = 1$
0	0	$F = A + B$	$F = A + B + 1$
0	1	$F = A$	$F = A + 1$
1	0	$F = \bar{B}$	$F = \bar{B} + 1$
1	1	$F = A + \bar{B}$	$F = A + \bar{B} + 1$

Ans:

→ Function table

S1 S0 CPA	F
0 0 0	$A + B$
0 0 1	$A + B + 1$
0 1 0	A
0 1 1	$A + 1$
1 0 0	$\overline{A} \cdot \overline{B}$
1 0 1	$\overline{B} + 1$
1 1 0	$A + \overline{B}$
1 1 1	$A + \overline{B} + 1$

→ Truth table

S1 S0 A _i B _i	X _i Y _i
0 0 0 0	0 0
0 0 0 1	0 1
0 0 1 0	1 0
0 0 1 1	1 1
0 1 0 0	0 0
0 1 0 1	0 0
0 1 1 0	1 0
0 1 1 1	1 0
1 0 0 0	0 1
1 0 0 1	0 0
1 0 1 0	0 1
1 0 1 1	0 0
1 1 0 0	0 1
1 1 0 1	0 0
1 1 1 0	1 1
1 1 1 1	1 0

→ K-Map

① for X_i

S ₁ S ₀	A _i B _i	00	01	11	10
00	00			1 1	1 1
01	01			1 1	1 1
11	11			1 1	1 1
10	10				

$$X_i = \overline{S_1} A_i + \overline{S_0} A_i \\ = A_i (\overline{S_1} + \overline{S_0})$$

② for Y_i

S ₁ S ₀	A _i B _i	00	01	11	10
00	00			1 1	
01	01				
11	11		1		
10	10	1			1

$$Y_i = S_1 \overline{B}_i + \overline{S_1} S_0 B_i$$

→ One stage (single stage) Arithmetic logic diagram is,

$$X_i = A_i(\bar{S}_1 + \bar{S}_0)$$

$$Y_i = S_1 \bar{B}_i + \bar{S}_1 \bar{S}_0 B_i$$




Fig: logic diagram of given arithmetic function table.

HQ
⑤ Design an arithmetic cell with the two selection variables S_1 and S_0 that generates the following arithmetic operations. Draw the logic diagram of the typical stage.

S_1	S_0	$Cin=0$	$Cin=1$
0	0	$F = A$	$F = A + 1$
0	1	$F = A - B - 1$	$F = A - B$
1	0	$F = B - A - 1$	$F = B - A$
1	1	$F = A + B$	$F = A + B + 1$

Ans: $X_i = A_i(\bar{S}_1 + \bar{S}_0) + \bar{A}_i \bar{S}_1 \bar{S}_0$; $Y_i = B_i S_1 + \bar{B}_i \bar{S}_1 \bar{S}_0$

Status Register

→ Status register (Flag register) is a group of flip-flop used to give states of different operation result.

→ It is connected to ALU.


→ Once the operation is performed by ALU (Arithmetic logic unit), result is transferred on internal data bus and states of result will be stored in flip-flop.

→ 4-flag register are used:

- ① carry flag (CF) → CF is set if carryout of MSB.
- ② sign flag (SF) → SF is set if result is negative.
- ③ zero flag (ZF) → ZF is set if result is zero.
- ④ overflow flag (OF) → OF is set if signed result is out of the range.

e.g. for 8-bit ALU, OF (or V) is set if the result is greater than 127 and less than -128.

→ Logic diagram



X1-Flag

V → overflow

Z → zero

S → sign

C → carry

* working operation

- ① BF1 V is set if the o/p carry of the ALU is 1. It is cleared if the o/p carry is 0.
- ② BF1 S is set if the highest-order bit (MSB) of the result of the o/p of ALU is 1. It is cleared if the highest-order bit is 0.
- ③ BF1 Z is set if the o/p of ALU contains all 0's, and cleared otherwise. i.e. $Z = 1$ if the result is zero, and $Z = 0$ if the result is non-zero.
- ④ BF1 V is set if the XOR of carries c_8 and c_9 is 1 otherwise V is cleared. This is the condition of overflow.

→ Status bits after the subtraction of unsigned numbers ($A - B$):

relation	condition of status bit	Boolean function
$A > B$	$c = 1 \wedge Z = 0$	c_2'
$A >= B$	$c = 1$	c
$A < B$	$c = 0$	c'
$A \leq B$	$c = 0 \wedge Z = 1$	$c_1 + c_2$
$A = B$	$Z = 1$	c
$A \neq B$	$Z = 0$	c'

a) Design an arithmetic circuit with two selection variables S_1 and S_0 that generates the following arithmetic operations. 8

S_1	S_0	$C_{in} = 0$	$C_{in} = 1$
0	0	$F = A$	$F = A + 1$
0	1	$F = A - B - 1$	$F = A - B$
1	0	$F = B - A - 1$	$F = B - A$
1	1	$F = A + B$	$F = A + B + 1$

b) Design a 3-bit synchronous gray code up counter using D flip-flop. 8

v.1

- b) Design a 4-bit arithmetic circuits which performs eight different arithmetic operations.