

An Efficient FPGA Implementation of Spiking Neural Networks for N-MNIST Classification

Adhish JS*, Vijaya Kumar K, Suresh Balanethiram

Vedic Laboratory

Department of Electronics and Communication Engineering

National Institute of Technology Puducherry

Abstract

- Implemented Spiking Neural Network (SNN) for N-MNIST image classification in Artix-7 FPGA (Basys 3).
 - High Accuracy : 96.5%
 - Low Resource Utilization : 4,808 LUTs and 2 DSPs

Outline

- Introduction
- Literature Review
- Proposed Methodology
- Results and Discussion
- Conclusion

Introduction

Why SNN?

Why LIF Neuron?

Why FPGA Implementation?


Introduction

Why SNN?

Why LIF Neuron?

Why FPGA Implementation?

AI now



AlphaGo
Recognition 250W



Smart Glass
2.1Wh drains 25 mins



Autonomous cars
383 GB to 5.17 TB an hour



62,318 MWh
6.9K tons CO₂ emission


Introduction

Why SNN?

Why LIF Neuron?

Why FPGA Implementation?

AI now



AlphaGo: 250W
Human Brain: 20W



Smart Glass
2.1Wh drains 25 mins



Autonomous cars
383 GB to 5.17 TB an hour



62,318 MWh
6.9K tons CO₂ emission


- **Biological realism:** Mimic actual neuron communication via discrete spiking neuron
- **Energy efficiency:** Event-driven computation, sparse activation
- **Hardware advantage:** Binary spike signals reduce data movement & power
- **Edge AI:** 100-1000 × lower power than ANNs for same accuracy

Introduction


Why SNN?

Why LIF Neuron?

Why FPGA Implementation?



Models for Spiking Neuron		
Model	No. of Variable	Complexity
Leaky Integrate & Fire (LIF)	1	Very Low
Izhikevich	2	Very Low
Hodgkin Huxley	4	Very High




Introduction

Why SNN?

- **Balance:** Simple yet biologically plausible temporal dynamics
- **Hardware friendly:** Requires only accumulation, leak, threshold reset
- **Proven accuracy:** Excellent recognition performance on standard benchmarks
- **Scalability:** Easy to implement on resource constrained FPGAs

Why LIF Neuron?

Models for Spiking Neuron		
Model	No. of Variable	Complexity
Leaky Integrate & Fire (LIF)	1	Very Low
Izhikevich	2	Very Low
Hodgkin Huxley	4	Very High




Introduction

Why SNN?

Why LIF Neuron?

Why FPGA Implementation?

- **Reconfigurability:** Change network instantly without recompiling
- **Prototyping:** fast validation of novel architectures (like our Bias-Free Neuron) before ASIC fabrication.
- **Real-time:** Deterministic latency, no OS jitter for edge devices
- **Cost-effective:** 100-1000 × cheaper than ASICs, accessible to researchers



State-of-the-Art

Mishra et al. (2025) - Adaptive LIF on Artix-7:

95% MNIST accuracy | 79,775 LUTs | 0.9ms latency | 426mW | Extreme resource demand

Carpegna et al. (2022) - Spiker Accelerator:

74% MNIST accuracy | 29,145 LUTs | 215μs latency | 6W power | Low accuracy, high power

Ma et al. (2017) - Darwin NPU (Spartan-6):

92% accuracy | 27,288 LUTs | 152ms latency | 1.5W power | High power consumption

Vipinkmenon (2020) - Standard ANN (Artix-7):

95% accuracy | 6,895 LUTs | 160 DSPs | 206W | DSP Intensive (160 vs 2) & High Power

- Massive LUT consumption limits low-end FPGA deployment.
- Accuracy-efficiency trade-off: high accuracy requires high resources.
- Power consumption too high for edge devices.

Proposed Methodology

SNN Implementation

Three layer SNN
784-100-10

Portable

Power utilization
Resource utilization

Low Level Board

Basys-3
(Artix-7 xc7a35t)

Accuracy

High

- **Bias-free digital LIF neurons**
- Multiplier-less synaptic operations
- **Serial time-multiplexed dataflow**
- Fully on-chip storage using BRAM
- Hardware aware off chip training in Python.

Network Parameters

Neuron

- 884 Neurons
- LIF Neuron

Synapse

- 79400
- 77.354 kB


Spike Generation

- Rate coding
- 25 steps


Clock Frequency

100 MHz


FPGA Implementation Flow of the SNN




FPGA Implementation Flow of the SNN



FPGA Implementation Flow of the SNN



FPGA Implementation Flow of the SNN



FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer


FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer

- 8-bit Linear Feedback Shift Register (LFSR) to generate pseudo-random values
- Spike is produced when **LFSR value < Pixel Value**



FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer

Traditional equation :

$$V(t + 1) = \alpha.V(t) + \sum W.S(t) + Bias$$

Bias-free equation :

$$V(t + 1) = \alpha.V(t) + \sum W.S(t)$$


Symbol	Parameter	Bit Length	Range
$V(t)$	Membrane Potential at time 't'	16 Bit	0 to 127
$S(t)$	Spike at time t	1 Bit	0 or 1
W	Weights	8 Bit	-128 to 127
α	Decay factor	>> 4	0.75 to 1
$Bias$	Threshold offset	-	-

FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer



Leaky

Integrate


Fire

FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer




Simulated in Python

FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer



FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer




Spike Generator: 1

FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer




FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer



FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer




FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer



FPGA Implementation Flow of the SNN

Spike Generator

Digital LIF Neuron

Serial Time Multiplexer

- Reuses a single LIF Neuron for computation
- Processes neurons and layers sequentially
- Drastically reduces LUT and DSP usage
- Trade-off: Exchanges extreme parallel speed for maximum hardware efficiency.

Experimental Results

- Achieved **96.5%** test accuracy on MNIST
- No accuracy drop between Python simulation and FPGA execution
- Inference latency: **4.4 ms per image** (at 100 MHz)
- LUT count **4808**
- On-chip power: **150mW –190 mW**

FPGA Resource Usage

Artix-7 (xc7a35t) Utilization

Resource	Used	Available	Utilization (%)
Slice LUTs	4808	20800	23.1 %
Slice Registers (FF)	4476	41600	10.8 %
F7 Muxes	33	16300	0.20 %
Block RAM	24.5	50	49 %
DSP Slices	2	90	2.2 %
Carry Logic (CARRY4)	697	5200	13.4 %
Global Buffers (BUFG)	1	32	3.1 %

Results: Comparison with State-of-the-Art

	This work	[1]	[2]	[3]	[4]	[5] ANN
Slice LUT	4808	27288	79,775	29145	22000	6895
Architecture	784:100:10	784:500:500:10	784:1000:10	784:500:500:10	784:500:500:10	784:30:30:10:10
BRAM	25	116	107	45	200	15
DSP	2	58	0	-	-	160
Power	190mW	1.5W	426mW	6W	1.5W	206W
Accuracy	96%	92	95%	74%	92	95%
Computation time	4.4ms	152ms	0.9ms	215ms	236us	-
Neuron model	LIF	LIF	Adaptive LIF	LIF	LIF	RELU
Synapse	79100	647000	647,000	313600	647000	24870
Clock frequency	100MHz	75MHz	100MHz	100MHz	75MHz	100MHz
Platform	Artix-7	Spartan 6	Artix-7	Artix-7	Spartan 6	Artix-7

Results: Comparison with State-of-the-Art


	This work	[1]	[2]	[3]	[4]	[5] ANN
Slice LUT	4808	27288	79,775	29145	22000	6895
Architecture	784:100:10	784:500:500:10	784:1000:10	784:500:500:10	784:500:500:10	784:30:30:10:10
BRAM	25	116	107	45	200	15
DSP	2	58	0	-	-	160
Power	190mW	1.5W	426mW	6W	1.5W	206W
Accuracy	96%	92	95%	74%	92	95%
Computation time	4.4ms	152ms	0.9ms	215ms	236us	-
Neuron model	LIF	LIF	Adaptive LIF	LIF	LIF	RELU
Synapse	79100	647000	647,000	313600	647000	24870
Clock frequency	100MHz	75MHz	100MHz	100MHz	75MHz	100MHz
Platform	Artix-7	Spartan 6	Artix-7	Artix-7	Spartan 6	Artix-7

Results: Comparison with State-of-the-Art

- [1] D. Ma, J. Shen, Z. Gu, M. Zhang, X. Zhu, X. Xu, Q. Xu, Y. Shen, and G. Pan, “Darwin: A neuromorphic hardware co-processor based on spiking neural networks,” *Journal of systems architecture*, vol. 77, pp. 43–51, 2017.
- [2] S. M. Mishra, H. S. Shekhawat, J. Pidanic, and G. Trivedi, “Fpga based adaptive lif neuron for high-speed, energy-efficient spiking neural network,” *IEEE Transactions on Circuits and Systems for Artificial Intelligence*, 2025.
- [3] A. Carpegna, A. Savino, and S. Di Carlo, “Spiker: an fpga-optimized hardware accelerator for spiking neural networks,” in *2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*. IEEE, 2022, pp. 14–19.
- [4] D. Neil and S.-C. Liu, “Minitaur, an event-driven fpga-based spiking network accelerator,” *IEEE transactions on very large scale integration (VLSI) systems*, vol. 22, no. 12, pp. 2621–2628, 2014.
- [5] Vipinkmenon, “neuralnetwork” <https://github.com/vipinkmenon/neuralNetwork>, 2020.

Future Works

- Tape-out of this Spiking Neural Network using SCL 180nm PDK
- Enabling lightweight STDP algorithm for on-chip learning



**Implemented Digital LIF
Neuron in SCL 180nm PDK**

Conclusion

Bias-free LIF offer better trade-off between power and delay in achieving better classification accuracy at low-end FPGA board.

- Accuracy : 96.5% on the MNIST benchmark.
- Low Resource Utilization : 4,808 LUTs and 2 DSP slices.
- On-chip power : 150mW –190 mW
- Delay : 4.4ms

References

1. K. Roy, A. Jaiswal, and P. Panda, "Towards spike-based machine intelligence with neuromorphic computing," *Nature*, vol. 575, no. 7784, pp. 607–617, 2019.
2. S. M. Mishra, H. S. Shekhawat, J. Pidanic, and G. Trivedi, "Fpga based adaptive lif neuron for high-speed, energy-efficient spiking neural network," *IEEE Transactions on Circuits and Systems for Artificial Intelligence*, 2025.
3. M. S. Asghar, S. Arslan, and H. Kim, "A low-power spiking neural network chip based on a compact lif neuron and binary exponential charge injector synapse circuits," *Sensors*, vol. 21, no. 13, p. 4462, 2021.
4. A. Carpegna, A. Savino, and S. Di Carlo, "Spiker: an fpga-optimized hardware accelerator for spiking neural networks," in *2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*. IEEE, 2022, pp. 14–19.
5. D. Neil and S.-C. Liu, "Minitaur, an event-driven fpga-based spiking network accelerator," *IEEE transactions on very large scale integration (VLSI) systems*, vol. 22, no. 12, pp. 2621–2628, 2014.
6. D. Ma, J. Shen, Z. Gu, M. Zhang, X. Zhu, X. Xu, Q. Xu, Y. Shen, and G. Pan, "Darwin: A neuromorphic hardware co-processor based on spiking neural networks," *Journal of systems architecture*, vol. 77, pp. 43–51, 2017.
7. A. H. Ali, M. Navardi, and T. Mohsenin, "Energy-aware fpga implementation of spiking neural network with lif neurons," *arXiv preprint arXiv:2411.01628*, 2024.
8. L. O. Slepova and A. A. Zhilenkov, "Synthesis of model of hardware realization of lif-model of biological neuron on the basis of fpga," in *2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)*. IEEE, 2018, pp. 992–996.
9. J. Han, Z. Li, W. Zheng, and Y. Zhang, "Hardware implementation of spiking neural networks on fpga," *Tsinghua Science and Technology*, vol. 25, no. 4, pp. 479–486, 2020.
10. T. Soupizet, Z. Jouni, S. Wang, A. Benlarbi-Delai, and P. M. Ferreira, "Analog spiking neural network synthesis for the mnist," *Journal of Integrated Circuits and Systems*, vol. 18, no. 1, 2023.
11. R. Tapiador-Morales, A. Linares-Barranco, A. Jimenez-Fernandez, and G. Jimenez-Moreno, "Neuromorphic lif row-by-row multiconvolution processor for fpga," *IEEE transactions on biomedical circuits and systems*, vol. 13, no. 1, pp. 159–169, 2018.
12. Vipinkmenon, "neuralnetwork" <https://github.com/vipinkmenon/neuralNetwork>, 2020.