64-bit ISA extensions to the AJIT processor

Madhav Desai

February 1, 2021

Contents

1				7
	1.1			7
		1.1.1		7
				7
			11 0	8
	1.2			9
	1.3			9
		1.3.1		9
		1.3.2		9
		1.3.3		9
		1.3.4		9
		1.3.5		9
		1.3.6	• • • • • • • • • • • • • • • • • • •	9
		1.3.7	CSWAP instructions	7
2	AJI	T Sup	oport for the GNU Binutils Toolchain 2	1
	2.1		rds a GNU Binutils Toolchain	1
		2.1.1	General Approach for Developing the Assembler	1
			2.1.1.1 Opcode Format of SPARC V8	2
			2.1.1.2 Illustrating SPARC V8 Opcode Implementation	3
			2.1.1.3 Opcode Format of AJIT	3
			2.1.1.4 Illustrating AJIT Opcode Implementation	4
			2.1.1.5 AJIT Implementation Notes	5
		2.1.2	Integer-Unit Extensions: Arithmetic-Logic Instructions	6
			2.1.2.1 Addition and subtraction instructions:	6
			2.1.2.2 Shift instructions:	8
			2.1.2.3 Multiplication and division instructions:	1
			2.1.2.4 64 Bit Logical Instructions:	5
		2.1.3	Integer-Unit Extensions: SIMD Instructions	1
			2.1.3.1 SIMD I instructions:	1
		2.1.4	Integer-Unit Extensions: SIMD Instructions II	2
		2.1.5	Vector Floating Point Instructions	2
		2.1.6	CSWAP instructions	2
3	Том	ronda /	Assembler Extraction 4	9
J	3.1		act ISA Descriptions	
	0.1	3.1.1	Instruction Set Design Study	
		5.1.1	3.1.1.1 Basic Concepts of Instruction Set Design	
			3.1.1.2 Some Examples of Instruction Set Design Languages	
		919	Instruction Set Description and Generation	
		3.1.2	instruction bet description and Generation	U

			3.1.2.1 Basic Elements of the Structure of an Instruction Set Language
		3.1.3	Instruction Set Generation
			3.1.3.1 Basic Elements of the "Language" to Describe the Instruction
4	Pac	kaging	AJIT Within BuildRoot System
	4.1		nd Sequence of Files
	4.2	List a	nd Sequence of Files Processing
		4.2.1	bfd/elf-bfd.h: Yes
		4.2.2	bfd/archures.c: Yes
		4.2.3	bfd/config.bfd: Yes
		4.2.4	bfd/cpu-sparc.c: Yes
		4.2.5	bfd/elf32-sparc.c: Yes
		4.2.6	bfd/elf.c: Yes
		4.2.7	bfd/elfcode.h: Yes
		4.2.8	bfd/elfxx-sparc.c: Yes
		4.2.9	bfd/elfxx-sparc.h: Yes
		4.2.10	bfd/targets.c: Yes
		4.2.11	bfd/bfd-in2.h: Maybe
		4.2.12	bfd/bfd-in.h: Maybe
		4.2.13	bfd/bfd.m4: Maybe
		4.2.14	bfd/configure: Maybe
		4.2.15	bfd/configure.in: Maybe
		4.2.16	bfd/elf64-ajit.c: Maybe
		4.2.17	bfd/elf64-sparc.c: Maybe
			bfd/freebsd.h: Maybe
		4.2.19	bfd/libbfd.h: Maybe
		4.2.20	bfd/Makefile.am: Maybe
		4.2.21	bfd/Makefile.in: Maybe
			bfd/nlm32-sparc.c: Maybe
		4.2.23	bfd/reloc.c: Maybe
	43		ing the Build Process

List of Tables

1.1	Addition and Subtraction Instructions	10
1.2	Shift instructions	10
1.3	Multiplication and Division Instructions	11
1.4		12
1.5	SIMD Instructions	13
1.6	SIMD Instructions II - Part 1 of 3	14
1.7	SIMD Instructions II – Part 2 of 3	15
1.8	SIMD Instructions II – Part 3 of 3	16
1.9	SIMD Floating Point Operations	18
1.10	SIMD Floating Point Reduce Operations	18
1.11	0	18
1.12	CSWAP Instructions	19
2.1	Binutils Brief Description	22
2.2		41
4.1	List of files 1	56
		57
4.3	List of files 3	57
4.4	List of files 4	58
		59

Chapter 1

The ISA Specification from IITB

ISA Version	2
Section below	1.2
ISA Version Date	September 2020.
Updated on	December 17, 2020.

1.1 Overview

The AJIT processor implements the Sparc-V8 ISA. We propose to extend this ISA to provide support for a native 64-bit integer datatype. The proposed extensions use the existing instruction encodings to the maximum extent possible.

All proposed extensions are: Register \times Register \to Register, Condition-codes type instructions. The load/store instructions are not modified.

We list the additional instructions in the subsequent sections. In each case, only the differences in the encoding relative to an existing Sparc-V8 instruction are provided.

Note This section records the ISA version 2 updates as received on September 2020.

1.1.1 Changes relative to Version 1

There has been some rationalization of the instructions. Further the ASR register mappings have been updated.

Notes on instruction naming: V* means a vector SIMD instruction

1.1.1.1 Instruction Modifications

- Some instructions have been removed.
 VFDIV VFSQRT
- Some instructions have been renamed.

- ADDDBYTER replaced with ADDDREDUCE8 instruction encoding modified as shown later. Given [a1 a2 a3 ... a8] calculate (a1+a2+...+a8)
- ORDBYTER replaced with ORDREDUCE8 instruction encoding modified as shown later.
- ANDDBYTER replaced with ANDDREDUCE8 instruction encoding modified as shown later.
- XORDBYTER replaced with XORDREDUCE8 instruction encoding modified as shown later.
- VFADD replaced with VFADD32 opcode modified.
 - Given [x1 x2], [y1 y2] of single-precision numbers calculate [(x1+y1) (x2+y2)] this becomes VFADD32
 - Added half-precision [x1 x2 x3 x4], [y1 y2 y3 y4] calculate [(x1+y1) (x2+y2) ... (x4 + y4)] this becomes VFADD16
- VFSUB replaced with VFSUB32 opcode modified.
- VFMUL replaced with VFMUL32 opcode modified.
- Some instructions have been added. Opcodes have been assigned (see below).

ADDDREDUCE16 ORDREDUCE16 ANDDREDUCE16 XORDREDUCE16
VFADD16 VFSUB16 VFMUL16

FADDREDUCE16

FSTOH FHTOS
VFHTOI16 VFI16TOH
Instruction behaviour is described below.

1.1.1.2 ASR mappings

ASR[31] and ASR[30] provide a free-running 64-bit counter running on the processor clock (same as in AJIT32).

ASR[29] is intialized to processor ID field (writes to this register are ignored).

The ancillary state register ASR[28] is interpreted as a floating point configuration register. The bits of this register are interpreted as follows:

31:8 unused

7:0 half-precision exponent width

This register is intialized to a value of 5 by default (as per the IEEE half-precision format). Valid values of the exponent width are between 5 and 14.

IEEE half precision = 1 sign + 5 exp + 10 mantissa bits would like 1 sign 08 exp 7 mantissa 1 sign 12 exp 3 mantissa

1.2 ISA Extensions

The extensions to SPArc V8 for AJIT are described in this section.

This has been superseded by version 2 as below.

1.3 ISA Version 2

1.3.1 Integer-Unit Extensions: Arithmetic-Logic Instructions

These instructions provide 64-bit arithmetic/logic support in the integer unit. The instructions work on 64-bit register pairs in most cases. Register-pairs are identified by a 5-bit even number (lowest bit must be 0). See Tables 1.1, 1.2, 1.3 and 1.4.

1.3.2 Integer-Unit Extensions: SIMD Instructions

These instructions are vector instructions which work on two source registers (each a 64 bit register pair), and produce a 64-bit vector result. The vector elements can be 8-bit/16-bit/32-bit. See Table 1.5.

1.3.3 Integer-Unit Extensions: SIMD Instructions II

These instructions are vector instructions which reduce a 64 bit source register to a destination using an associative operation. See Tables 1.6,1.7,1.8.

1.3.4 Vector Floating Point Instructions

These are vector float operations which work on two single precision operand pairs to produce two single precision results. See Table 1.9.

1.3.5 FP Reduce

This instruction adds the four half-precision numbers in the 64-bit FP register pair rs1, and produce a result into the 32-bit FP register. See Table 1.10.

1.3.6 Half Precision Conversion Operations

These instructions allow conversion between IEEE half-precision numbers and IEEE single/double precision numbers and integers. See Table 1.11.

Note: the double-to-half and half-to-double, int-to-half and half-to-int instructions are not provided. This is because, these transformations are likely to be rarer. Also, the FDTOS, FDTOI, FITOS, FITOD instructions together with the added FSTOH, FHTOS instructions are sufficient (at a minor cost).

ADDD	
same as ADD, but with Instr[13]=0 (i=0), and Instr[5]=1.	$rd(pair) \leftarrow rs1(pair) + rs2(pair)$
ADDDCC	
same as ADDCC, but with Instr[13]=0 (i=0), and Instr[5]=1.	$rd(pair) \leftarrow rs1(pair) + rs2(pair), set Z,N$
SUBD	
same as SUB, but with $Instr[13]=0$ (i=0), and $Instr[5]=1$.	$nd(n\sin)$ / $nd(n\sin)$ $nd(n\sin)$
same as SOB, but with $\text{Histi}[13] = 0$ $(1-0)$, and $\text{Histi}[3] = 1$.	$rd(pair) \leftarrow rs1(pair) - rs2(pair)$
SUBDCC	$ra(pair) \leftarrow rs1(pair) - rs2(pair)$

Table 1.1: Addition and Subtraction Instructions

SLLD	
Same as SLL, but with Instr[7:6]=2. If imm	$rd(pair) \leftarrow rs1(pair) << shift-amount$
bit (Instr[13]) is 1, then Instr[5:0] is the shift-	
amount, else shift-amount is the lowest 6 bits of	
rs2. Note that rs2 is a 32-bit register.	
SRLD	
Same as SRL, but with Instr[7:6]=2. If imm	$rd(pair) \leftarrow rs1(pair) >> shift-amount$
bit (Instr[13]) is 1, then Instr[5:0] is the shift-	
amount, else shift-amount is the lowest 6 bits of	
rs2. Note that rs2 is a 32-bit register.	
SRAD	
Same as SRA, but with Instr[7:6]=2. If imm	$rd(pair) \leftarrow rs1(pair) >> shift-amount (with sign)$
bit (Instr[13]) is 1, then Instr[5:0] is the shift-	extension).
amount, else shift-amount is the lowest 6 bits of	
rs2. Note that rs2 is a 32-bit register.	

Table 1.2: Shift instructions

UMULD	
same as UMUL, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) * rs2(pair)$
Instr[5]=1.	
UMULDCC	
same as UMULCC, but with Instr[13]=0 (i=0),	$rd(pair) \leftarrow rs1(pair) * rs2(pair), sets Z,$
and $Instr[5]=1$.	
SMULD	
same as SMULD, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) * rs2(pair) (signed)$
Instr[5]=1.	() () () () () () () () () ()
SMULDCC	
same as SMULCC, but with Instr[13]=0 (i=0),	$rd(pair) \leftarrow rs1(pair) * rs2(pair) (signed)$
and $Instr[5]=1$.	sets condition codes Z,N,Ovflow
F 3	
UDIVD	
same as UDIV, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) / rs2(pair)$
Instr[5]=1.	Note: can generate div-by-zero trap.
UDIVDCC	
	$rd(pair) \leftarrow rs1(pair) / rs2(pair),$
same as UDIVCC, but with Instr[13]=0 (i=0),	sets condition codes Z,Ovflow
and $Instr[5]=1$.	Note: can generate div-by-zero trap.
SDIVD	· · ·
same as SDIV, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) / rs2(pair) (signed)$
Instr[5]=1.	(r) /(poin) (5181154)
SDIVDCC	
	$rd(pair) \leftarrow rs1(pair) / rs2(pair) (signed),$
same as SDIVCC, but with Instr[13]=0 (i=0),	sets condition codes Z,N,Ovflow,
and $Instr[5]=1$.	Note: can generate div-by-zero trap.

Table 1.3: Multiplication and Division Instructions

ORD	
same as OR, but with Instr[13]=0 (i=0), and In-	1/ *) . 1/ *) 2/ *)
str[5]=1.	$rd(pair) \leftarrow rs1(pair) \mid rs2(pair)$
ORDCC	
same as ORCC, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) \mid rs2(pair),$
Instr[5]=1.	sets Z.
ORDN	
same as ORN, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) \mid (\sim rs2(pair))$
Instr[5]=1.	$\operatorname{rat}(\operatorname{pair}) \leftarrow \operatorname{rst}(\operatorname{pair}) \mid (\sim \operatorname{rsz}(\operatorname{pair}))$
ORDNCC	
same as ORNCC, but with Instr[13]=0 (i=0),	$rd(pair) \leftarrow rs1(pair) \mid (\sim rs2(pair)),$
and $Instr[5]=1$.	sets Z sets Z.
XORDCC	
same as XORCC, but with Instr[13]=0 (i=0),	$rd(pair) \leftarrow rs1(pair) rs2(pair),$
and $Instr[5]=1$.	sets Z sets Z.
XNORD	
same as XNOR, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair)^rs2(pair)$
Instr[5]=1.	(F)
XNORDCC	
same as XNORCC, but with Instr[13]=0 (i=0),	$rd(pair) \leftarrow rs1(pair)^rs2(pair),$
and $Instr[5]=1$.	sets Z
ANDD	
same as AND, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) \cdot rs2(pair)$
Instr[5]=1.	(1 / (1 /
ANDOC	
same as ANDCC, but with Instr[13]=0 (i=0),	$rd(pair) \leftarrow rs1(pair) \cdot rs2(pair),$
and Instr[5]=1.	sets Z
ANDDN	
same as ANDN, but with Instr[13]=0 (i=0), and	$rd(pair) \leftarrow rs1(pair) . (\sim rs2(pair))$
Instr[5]=1.	
ANDDNCC	1 (2)
same as ANDNCC, but with Instr[13]=0 (i=0),	$rd \leftarrow rs1 \cdot (\sim rs2),$
and $Instr[5]=1$.	sets Z

Table 1.4: 64 bit Logical Instructions

Same as ADDD, but with Instr[13]=0 (i=0), and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, which specify the data type O01	the			
and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, which specify the data type 001	the			
which specify the data type 001 byte (VADDD8) (VADDD16) vaddd8 rs1, rs2, rd vaddd16 rs1, rs2, rd vaddd32 rs1, rs2, rd va	the			
010 half-word (16-bits) (VADDD16) vaddd16 rs1, rs2, rd vaddd32 rs1, rs2, rd VSUBD8, VSUBD16, VSUBD32 Same as SUBD, but with Instr[13]=0 (i=0), and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with s				
010 half-word (16-bits) (VADDD16) vaddd16 rs1, rs2, rd vaddd32 rs1, rs2, rd vaddd32 rs1, rs2, rd vaddd32 rs1, rs2, rd vaddd32 rs1, rs2, rd VSUBD8, VSUBD16, VSUBD32 Same as SUBD, but with Instr[13]=0 (i=0), and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with standard results 64-bit operands				
VSUBD8, VSUBD16, VSUBD32 Same as SUBD, but with Instr[13]=0 (i=0), and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with s				
Same as SUBD, but with Instr[13]=0 (i=0), and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with s				
Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with s				
	oec-			
which specify the data type ified data-type.				
001 byte (VSUBD8) vsubd8 rs1, rs2, rd				
010 half-word (16-bits) (VSUBD16) vsubd16 rs1, rs2, rd				
100 word (32-bits) (VSUBD32) vsubd32 rs1, rs2, rd				
VUMULD8, VUMULD16, VUMULD32				
Same as UMULD, but with Instr[13]=0 (i=0), Performs a vector operation by considering	the			
and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with s	pec-			
which specify the data type ified data-type.				
001 byte (VMULD8) vumuld8 rs1, rs2, rd				
010 half-word (16-bits) (VMULD16) vumuld16 rs1, rs2, rd				
100 word (32-bits) (VMULD32) vumuld32 rs1, rs2, rd				
VSMULD8, VSUMLD16, VSMULD32	VSMULD8, VSUMLD16, VSMULD32			
Same as SMULD, but with Instr[13]=0 (i=0), Performs a vector operation by considering	the			
and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, 64-bit operands as a vector of objects with s	pec-			
which specify the data type ified data-type.	ſ			
001 byte (VSMULD8) vsmuld8 rs1, rs2, rd	ſ			
010 half-word (16-bits) (VSMULD16) vsmuld16 rs1, rs2, rd	ſ			
100 word (32-bits) (VSMULD32) vsmuld32 rs1, rs2, rd				

Table 1.5: SIMD Instructions

```
ADDDREDUCE8
op=2, op3|3:0|=0xd, op3|5:4|=0x2, contents|7:0|
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) 32-bit register.
Instr[24:19] (op3) = 101101
                                                    rd \leftarrow (m7 ? rs1\_7 : 0x0) + (m6 ? rs1\_6 : 0x0) +
Instr[18:14] (rs1) lowest bit assumed 0.
Instr[13] (i) = 0 (ignored)
                                                    (m5 ? rs1\_5:0) ... + (m0 ? rs1\_0 : 0x0)
                                                    adddreduce8 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 1 for byte reduce contents[7:0] of rs2
specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
ADDDREDUCE16
op=2, op3|3:0|=0xd, op3|5:4|=0x2, contents|3:0|
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) 32-bit register.
Instr[24:19] (op3) = 101101
                                                    rd \leftarrow (m3 ? rs1\_hw\_3 : 0x0) + (m2 ? rs1\_hw\_2 :
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    0x0) + (m1 ? rs1_hw_1: 0x0) + (m0 ? rs1_hw_0
Instr[13] (i) = 0 (ignored)
                                                    : 0x0)
Instr[12:10] (zero)
                                                    adddreduce16 %rs1, %rs2, %rd
Instr[9:7] = 2 for half word reduce contents[3:0]
of rs2 specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
ORDREDUCE8 (Byte-Reduce OR)
op=2, op3[3:0]=0xe, op3[5:4]=0x2, contents[7:0]
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) rd is a 32-bit register.
Instr[24:19] (op3) = 101110
                                                    rd \leftarrow (m7 ? rs1\_7 : 0x0) | (m6 ? rs1\_6 : 0x0) |
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    (m5 ? rs1\_5:0) ... | (m0 ? rs1\_0 : 0x0)
Instr[13] (i) = 0 (ignored)
                                                    ordreduce8 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 1 for byte reduce contents[7:0] of rs2
specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
```

Table 1.6: SIMD Instructions II - Part 1 of 3

```
ORDREDUCE16 (Half Word-Reduce OR)
op=2, op3[3:0]=0xe, op3[5:4]=0x2, contents[3:0]
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) rd is a 32-bit register.
Instr[24:19] (op3) = 101110
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    rd \leftarrow (m3 ? rs1\_3 : 0x0) | (m2 ? rs1\_2 : 0x0) |
Instr[13] (i) = 0 (ignored)
                                                    (m1 ? rs1\_1 : 0x0) | (m0 ? rs1\_0 : 0x0)
                                                    ordreduce16 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 2 for half-word reduce, contents[3:0]
of rs2 specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
ANDDREDUCE8 (Byte-Reduce OR)
op=2, op3[3:0]=0xf, op3[5:4]=0x2, contents[7:0]
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) rd is a 32-bit register.
Instr[24:19] (op3) = 1011111
                                                    rd \leftarrow (m7 ? rs1\_7 : 0x0) | (m6 ? rs1\_6 : 0x0) |
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    (m5 ? rs1\_5:0) \dots | (m0 ? rs1\_0 : 0x0)
Instr[13] (i) = 0 (ignored)
                                                    anddreduce8 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 1 for byte reduce contents[7:0] of rs2
specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
ANDDREDUCE16 (Half Word-Reduce OR)
op=2, op3[3:0]=0xf, op3[5:4]=0x2, contents[3:0]
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) rd is a 32-bit register.
Instr[24:19] (op3) = 101111
                                                    rd \leftarrow (m3 ? rs1\_3 : 0x0) | (m2 ? rs1\_2 : 0x0) |
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    (m1 ? rs1\_1 : 0x0) | (m0 ? rs1\_0 : 0x0)
Instr[13] (i) = 0 (ignored)
                                                    anddreduce16 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 2 for half-word reduce, contents[3:0]
of rs2 specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
```

Table 1.7: SIMD Instructions II – Part 2 of 3

```
XORDREDUCE8 (Byte-Reduce OR)
op=2, op3[3:0]=0xe, op3[5:4]=0x3, contents[7:0]
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) rd is a 32-bit register.
Instr[24:19] (op3) = 111110
                                                    rd \leftarrow (m7 ? rs1\_7 : 0x0) | (m6 ? rs1\_6 : 0x0) |
Instr[18:14] (rs1) lowest bit assumed 0.
                                                     (m5 ? rs1\_5:0) \dots | (m0 ? rs1\_0 : 0x0)
Instr[13] (i) = 0 (ignored)
                                                    xordreduce8 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 1 for byte reduce contents[7:0] of rs2
specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
XORDREDUCE16 (Half Word-Reduce OR)
op=2, op3[3:0]=0xe, op3[5:4]=0x3, contents[3:0]
of rs2 specify a mask.
Instr[31:30] (op) = 0x2
Instr[29:25] (rd) rd is a 32-bit register.
Instr[24:19] (op3) = 1111110
                                                    rd \leftarrow (m3 \ ? \ rs1\_3 : \ 0x0) \ | \ (m2 \ ? \ rs1\_2 : \ 0x0) \ |
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    (m1 ? rs1\_1 : 0x0) | (m0 ? rs1\_0 : 0x0)
Instr[13] (i) = 0 (ignored)
                                                    xordreduce16 %rs1, %rs2, %rd
Instr[12:10] (zero)
Instr[9:7] = 2 for half-word reduce, contents[3:0]
of rs2 specify a mask.
Instr[6:5] (zero)
Instr[4:0] (rs2) 32-bit register is read.
ZBYTEDPOS (Positions-of-Zero-Bytes in D-Word)
op=2, op3|3:0|=0xf, op3|5:4|=0x3, contents [7:0]
of rs2/imm-value specify a mask.
Instr[31:30] (op) = 0x2
                                                    rd \leftarrow [b7\_zero b6\_zero b5\_zero b4\_zero
Instr[29:25] (rd) rd is a 32 bit register
                                                    ...b0_zero (if mask-bit is zero then b*_zero is
Instr[24:19] (op3) = 1111111
                                                    zero)
Instr[18:14] (rs1) lowest bit assumed 0.
                                                    zbytedpos %rs1, %rs2/imm, %rd
Instr[13] (i) = if 0, use rs2, else Instr[7:0]
Instr[12:5] = 0 (ignored if i=0)
Instr[4:0] (rs2, if i=0) 32-bit register is read.
```

Table 1.8: SIMD Instructions II – Part 3 of 3

1.3.7 CSWAP instructions

The Sparc-V8 ISA does not include a compare-and-swap (CAS) instruction which is very useful in achieving consensus among distributed agents when the number of agents is > 2.

We introduce a CSWAP instruction in two flavours. See Table 1.12.

The semantics of the instruction (the entire sequence is atomic)

The write under else is redundant but is required in order to unlock the bus.

Similar to SWAP,

- mem[rs1] is left either with its value prior to the instruction or with the value in rd-pair.
- <rd-pair> is left either with its value prior to the instruction or with the value in mem[rs1].

The processor can check rd-pair after execution to confirm if the swap succeeded.

VFADD32	op=2, op3=0x34, opf=0x142	vfadd32 %f0, %f2, %f4
VFADD16	op=2, op3=0x34, opf=0x143	vfadd16 %f0, %f2, %f4
VFSUB32	op=2, op3=0x34, opf=0x144	vfadd32 %f0, %f2, %f4
VFSUB16	op=2, op3=0x34, opf=0x145	vfadd16 %f0, %f2, %f4
VFMUL32	op=2, op3=0x34, opf=0x146	vfadd32 %f0, %f2, %f4
VFMUL16	op=2, op3=0x34, opf=0x147	vfadd16 %f0, %f2, %f4
VFI16TOH	op=2, op3=0x34, opf=0x148	vfi16toh %f0, %f2
VFHTOI16	op=2, op3=0x34, opf=0x149	vfhtoi16 %f0, %f2

Table 1.9: SIMD Floating Point Operations. NaN propagated, but no traps. For each of these, rs1,rs2,rd are considered even numbers pointing to.

|--|

Table 1.10: SIMD Floating Point Reduce Operations.

FSTOH	op=2, op3=0x34, opf=0x151	fstoh %f1, %f2
FHTOS	op=2, op3=0x34, opf=0x152	fhtos %f1, %f2

Table 1.11: SIMD Floating Point Reduce Operations.

```
CSWAP (effective address in registers rs1 and rs2)
op=3, op3=10 1111, i=0.
Instr[31:30] (op) = 0x3
Instr[29:25] (rd) lowest bit assumed 0.
Instr[24:19] (op3) = 1011111
Instr[18:14] (rs1) lowest bit assumed 0.
                                                   cswap %rs1, %rs2, %rd with asi specified.
Instr[13] (i) = 0 (registers based effective ad-
dress)
Instr[12:5] (asi) = Address Space Identifier (See:
Appendix G of V8)
Instr[4:0] (rs2) 32-bit register is read.
CSWAP (immediate effective address)
op=3, op3=10 1111, i=1.
Instr[31:30] (op) = 0x3
Instr[29:25] (rd) lowest bit assumed 0.
                                                   cswap %rs1, imm, %rd.
Instr[24:19] (op3) = 1011111
Instr[18:14] (rs1) lowest bit assumed 0.
Instr[13] (i) = 1 (immediate effective address)
Instr[12:0] (simm13) 13-bit immediate address.
CSWAPA (effective address in registers rs1 and rs2)
op=3, op3=10 1111, i=0.
Instr[31:30] (op) = 0x3
Instr[29:25] (rd) lowest bit assumed 0.
Instr[24:19] (op3) = 1111111
Instr[18:14] (rs1) lowest bit assumed 0.
                                                   cswapa %rs1, %rs2, %rd with asi specified.
Instr[13] (i) = 0 (registers based effective ad-
dress)
Instr[12:5] (asi) = Address Space Identifier (See:
Appendix G of V8)
Instr[4:0] (rs2) 32-bit register is read.
CSWAPA (immediate effective address)
op=3, op3=10 1111, i=1.
Instr[31:30] (op) = 0x3
Instr[29:25] (rd) lowest bit assumed 0.
Instr[24:19] (op3) = 1111111
                                                   cswapa %rs1, imm, %rd.
Instr[18:14] (rs1) lowest bit assumed 0.
Instr[13] (i) = 1 (immediate effective address)
Instr[12:0] (simm13) 13-bit immediate address.
```

Table 1.12: CSWAP Instructions

Chapter 2

AJIT Support for the GNU Binutils Toolchain

2.1 Towards a GNU Binutils Toolchain

This section describes the details of adding the AJIT instructions to SPARC v8 part of GNU Binutils 2.22. We use the SPARC v8 manual to get the details of the sparc instruction. It's bit pattern is described again, and the new bit pattern required for AJIT is set up alongside. Bit layouts to determine the "match" etc. of the sparc port are also laid out. The SPARC manual also contains the "suggested asm syntax" that we adapt for the new AJIT instruction. The sections below follow the sections in chapter 1.2. For each instruction, we need to define its bitfields in terms of macros in \$BINUTILSHOME/include/opcode/sparc.h and define the opcodes table in \$BINUTILSHOME/opcodes/sparc-opc.c.

The AJIT instructions are variations of the corresponding SPARC V8 instructions. Please refer to the SPARC V8 manual for details of such corresponding SPARC instructions. For example, the ADD insn, pg. 108 (pg. 130 in PDF sequence) of the manual. Other instructions can be similarly found, and will not be mentioned.

2.1.1 General Approach for Developing the Assembler

The GNU Binutils package is a collection of low level tools that help dealing with binary files like program object files, object file libraries and program executables files. Written mostly in C, the code structure is typically as used by C programmers in general, and GNU community in particular. Table 2.1 is a brief note about the main contents of each top level subdirectory of the binutils package.

We will use the SPARC implementation as a template for developing the AJIT support within the tools. The implementation is divided into two main stages:

1. Stage 1: Add AJIT instructions as an "extension" to the SPARC V8 tools. This implies adding the AJIT opcodes to the SPARC opcodes. The tools that change are the assembler as and the disassembler used by tools like objdump. Tools like the library archiver ar do not work on individual opcodes. They work on the structure, i.e. the layout, of the executable or object files. Hence they are not affected.

As of December 2020, this work is completed.

This document records the implementation of Stage 1.

Name	Brief description
bfd	Support for the GNU BFD library.
binutils	Some tools that do not have their own directory.
config	Configuration.
cpu	CPU descriptions of some CPUs (See: cpu-gen)
elfcpp	C++ library for reading and writing ELF information.
etc	Some miscellaneous files.
gas	The GNU Assembler. Parts of the assembler are in other directories.
gold	The Gold Linker. This is a new linker.
gprof	The GNU Profiler.
include	Most includes are here.
intl	Internationalisation files.
ld	The Standard GNU Linker.
libiberty	Library of subroutines used by various GNU programs.
opcodes	Per CPU opcodes generator indexed by the mnemonic.
texinfo	GNU TeXInfo based documentation support files.

Table 2.1: Brief description of the directories in the GNU Binutils package.

2. **Stage 2**: This implements the AJIT support as a separate individual processor supported by the GNU Binutils package.

As of December 2020, this is ongoing work.

2.1.1.1 Opcode Format of SPARC V8




Figure 2.1: The SPARC V8 format 3 instruction layout.

The C preprocessor (CPP) macros for the SPARC family of CPUs are in include/opcode/sparc.h, and are reproduced below for convenience. Only the ones for the SPARC V8 format 3 instructions are listed below.

```
#define OP(x) ((unsigned) ((x) & 0x3) << 30) /* Op field of all insns. */
#define OPF(x) (((x) & 0x1ff) << 5) /* Opf field of float insns. */
#define F3F(x, y, z) (OP (x) | OP3 (y) | OPF (z)) /* Format3 float insns. */
#define F3I(x) (((x) & 0x1) << 13) /* Immediate field of format 3 insns. */
```

```
(OP (x) | OP3(y) | F3I(z))
#define F3(x, y, z)
                                                      /* Format3 insns. */
#define ASI(x)
                       (((x) \& 0xff) << 5)
                                                      /* Asi field of format3 insns. */
#define RS2(x)
                       ((x) & 0x1f)
                                                      /* RS2 field. */
#define SIMM13(x)
                       ((x) & 0x1fff)
                                                      /* Simm13 field. */
#define RD(x)
                       (((x) \& 0x1f) << 25)
                                                      /* RD Destination register field. */
#define RS1(x)
                       (((x) \& 0x1f) << 14)
                                                      /* RS1 field. */
```

As an illustration of the operation consider the OPF(x) macro. This expands to: (((x) & 0x1ff) << 5). The inner expression, (x) & 0x1FF isolates the 9 bits required for the OPF field using the constant 0x1FF. The result is left shifted by 5 to position these 9 bits at the desired offset in the 32 bit instruction. Similarly, the F3I(x) macro expands to (((x) & 0x1) << 13). This sets the "i" bit at offset 13 to the value of "x". If x = 0, then the "i" bit is 0 giving the non-immediate variant of the instruction. When x = 1, then the "i" bit is 1 giving the immediate variant of the instruction.

Finally, the F3(x, y, z) macro uses such macros whose results are bitwise OR'd to obtain the set of bits in the instruction that *uniquely* identify the instruction. The implementation refers to these bits as the "match" bits. It also constructs the bit inverses of each field and then bitwise OR's the result to obtain the so called "lose" bits. In the following we discuss the construction of the match bits only. However, we do implement the match as well as the lose bits.

2.1.1.2 Illustrating SPARC V8 Opcode Implementation

The include/opcode/sparc.h also defines the layout of an entry that describes one instruction. It is reproduced below for convenience.

```
/* Structure of an opcode table entry as used in GNU Binutils 2.22 */
typedef struct sparc_opcode
{
    const char *name;
    unsigned long match; /* Match bits that must be set. */
    unsigned long lose; /* Lose bits. */
    const char *args;
    unsigned int flags;
    short architecture; /* Bitmask of sparc_opcode_arch_val's. */
} sparc_opcode;
```

All the instructions are listed as a table, const struct sparc_opcode sparc_opcodes[], in opcodes-/sparc-opc.c. Each table entry is an instance of the C structure described above. The entry for the "add" instruction for SPARC V8 looks like:

```
{ "add", F3(2, 0x00, 0), F3(~2, ~0x00, ~0)|ASI(~0), "1,2,d", 0, v6 }, { "add", F3(2, 0x00, 1), F3(~2, ~0x00, ~1), "1,i,d", 0, v6 },
```

Note that the third argument of the F3(...) sets or resets the "i" bit (at offset 13). When 1, we have the *immediate* value variant of the add instruction. When 0, we have the variant that has its arguments in the registers, with the asi field specifying the alternate space index.

2.1.1.3 Opcode Format of AJIT

The AJIT architecture augments the SPARC V8 instruction set with its own instructions. These are format 3 style instructions which primarily focus on arithmetic operations.

```
/* AJIT Additions */
/* Bit setters */
#define OP_AJIT_BIT_5(x)
                                                           /* Set the bit 5 (6th bit) for AJIT */
                                   (((x) \& 0x1) << 5)
#define OP_AJIT_BIT_5_AND_6(x)
                                   (((x) \& 0x3) << 5)
                                                           /* Set the bits 5 and 6 for AJIT */
                                   (((x) \& 0x7) << 7)
                                                           /* Set bits 7 through 9 for AJIT */
#define OP_AJIT_BIT_7_THRU_9(x)
/* Bit setters for full instructions */
                                    (((x) \& 0x03) << 30)
                                                          /* op, match */
#define OP_AJIT_BITS_30_T0_31(x)
#define OP_AJIT_BITS_25_T0_29(x)
                                     (((x) \& 0x1F) << 25) /* rd */
                                     (((x) \& 0x3F) << 19) /* op3, match */
#define OP_AJIT_BITS_19_T0_24(x)
#define OP_AJIT_BITS_14_TO_18(x)
                                     (((x) \& 0x1F) << 14) /* rs1 */
                                     (((x) \& 0x1) << 13)
#define OP_AJIT_BITS_13_TO_13(x)
                                                           /* i */
                                     (((x) & 0xFF) << 05) /* for UNUSED, set to zero */
#define OP_AJIT_BITS_05_T0_12(x)
#define OP_AJIT_BITS_00_T0_04(x)
                                     (((x) \& 0x1F) << 00) /* rs2 */
#define OP_AJIT_BITS_05_T0_13(x)
                                     (((x) \& 0x1FF) << 05) /* opf */
#define OP_AJIT_BITS_08_T0_12(x)
                                     (((x) \& 0x1F) << 8)
#define OP_AJIT_BITS_00_T0_07(x)
                                     (((x) \& 0xFF) << 00)
#define SET13
                OP_AJIT_BITS_13_TO_13(1)
/* Most arithmetic instructions */
#define F4(x, y, z, b)
                              (F3(x, y, z) \mid OP\_AJIT\_BIT\_5(b))
                                                                            /* Format 3 with bit 5 */
#define F5(x, y, z, b)
                              (F3(x, y, z) \mid OP\_AJIT\_BIT\_5\_AND\_6 (b))
                                                                           /* Format 3 with bits 5 and 6 */
                              (F5 (x, y, z, b) | OP_AJIT_BIT_7_THRU_9(a)) /* Format 3 with bits 5-6 and 7-9 */
#define F6(x, y, z, b, a)
/* For SIMD II instructions */
#define F7(a, b, c, d)
                                   (OP(a) | OP3(b) | F3I(c))
#define F10(a, b, c, d)
                                   (OP_AJIT_BITS_30_TO_31(a) | \
                                   OP_AJIT_BITS_19_T0_24(b) | \
                                    OP_AJIT_BITS_13_TO_13(c) | \
                                    OP_AJIT_BITS_08_T0_12(0))
/* For SIMD Floating point ops */
#define F8(a, b, c)
                                   (OP_AJIT_BITS_30_T0_31(a) | \
                                    OP_AJIT_BITS_19_TO_24(b) | \
                                    OP_AJIT_BITS_05_T0_13(c))
/* For CSWAP non immediate ops */
#define F9(a, b, c)
                                   (OP_AJIT_BITS_30_TO_31(a) | \
                                    OP_AJIT_BITS_19_TO_24(b) | \
                                    OP_AJIT_BITS_13_T0_13(c))
/* For CSWAP immediate ops */
#define F9d(a, b, c)
                                   (OP_AJIT_BITS_30_T0_31(a) | \
                                    OP_AJIT_BITS_19_TO_24(b) | \
                                    OP_AJIT_BITS_13_TO_13(1) | \
                                    SIMM13(c))
/* End of AJIT specific additions */
```

2.1.1.4 Illustrating AJIT Opcode Implementation

For AJIT we use the layout of an entry that describes one instruction that is identical to SPARC V8.

The entry for the "addd" instruction for AJIT looks like:

```
{ "addd", F4(2, 0x00, 0, 1), F4(~2, ~0x00, ~0, ~1), "1,2,d", 0, v8 }, /* AJIT */
```

The "addd" AJIT instruction has no immediate value variant. It uses the F4(...) macro to set the match bits; in particular it sets the bit at offset 5. Hence the macro is instantiated to describe the addd instruction as: F4 (2, 0x00, 0, 1). It is implemented in terms of the F3(...) macro whose result is bitwise OR'd with the OP_AJIT_BIT_5(x) macro that either sets (x = 1) the bit at the 5th offset (i.e. bit number 6), or resets (x = 0) it.

2.1.1.5 AJIT Implementation Notes

The AJIT specific additions to the SPARC V8 implementation, and the illustrations of the previous section show the basic approach used to obtain the AJIT implementation. In this section we note a few general aspects that describe the AJIT implementation. The subsequent sections of this chapter only record the details. The complete AJIT instructions as implemented in Stage 1 (See: page 21) are below. Note that as required by the assembler architecture, variants of an instruction need to be grouped together. So these instructions are collected together from their implementations in opcodes/sparc-opc.c.

```
{"slld",
                  F5(2, 0x25, 1, 0x2),
                                           F5(~2, ~0x25, ~1, ~0x2),
                                                                            "1,Y,d",
                                                                                                  v6},
                                                                                        Ο,
{"slld",
                  F5(2, 0x25, 0, 0x2),
                                           F5(~2, ~0x25, ~0, ~0x2),
                                                                            "1,2,d",
                                                                                         0,
                                                                                                  v6},
                                                                            "1,Y,d",
{"srad",
                  F5(2, 0x27, 1, 0x2),
                                           F5(~2, ~0x27, ~1, ~0x2),
                                                                                         0,
                                                                                                  v6},
                  F5(2, 0x27, 0, 0x2),
                                           F5(~2, ~0x27, ~0, ~0x2),
                                                                            "1,2,d",
{"srad",
                                                                                         0,
                                                                                                  v6},
                  F5(2, 0x26, 1, 0x2),
                                           F5(~2, ~0x26, ~1, ~0x2),
                                                                            "1,Y,d",
{"srld",
                                                                                         0,
                                                                                                  v6},
                  F5(2, 0x26, 0, 0x2),
                                           F5(~2, ~0x26, ~0, ~0x2),
                                                                            "1,2,d",
{"srld",
                                                                                         0,
                                                                                                  v6},
                  F4(2, 0x02, 0, 1),
                                           F4(~2, ~0x02, ~0, ~1),
                                                                            "1,2,d",
                                                                                        Ο,
{"ord",
                                                                                                  v6},
                                           F4(~2, ~0x12,
                                                          ~0, ~1),
{"ordcc",
                  F4(2, 0x12, 0, 1),
                                                                            "1,2,d",
                                                                                        Ο,
                                                                                                  v6},
                                           F4(~2, ~0x06,
                                                          ~0, ~1),
{"ordn",
                  F4(2, 0x06, 0, 1),
                                                                            "1,2,d",
                                                                                         0,
                                                                                                  v6},
{"ordncc",
                  F4(2, 0x16, 0, 1),
                                           F4(~2, ~0x16,
                                                          ~0, ~1),
                                                                            "1,2,d",
                                                                                         0,
                                                                                                  v6},
                  F4(2, 0x05, 0, 1),
                                                                            "1,2,d"
{"anddn"
                                           F4(~2, ~0x05, ~0, ~1),
                                                                                         0,
                                                                                                  v6},
{"anddncc",
                  F4(2, 0x15, 0, 1),
                                           F4(~2, ~0x15, ~0, ~1),
                                                                            "1,2,d"
                                                                                        Ο,
                                                                                                  v6},
{"subd",
                  F4(2, 0x04, 0, 1),
                                           F4(~2, ~0x04, ~0, ~1),
                                                                            "1,2,d"
                                                                                         0,
                                                                                                  v8},
                                                                                                  v8},
                  F4(2, 0x14, 0, 1),
                                           F4(~2, ~0x14, ~0, ~1),
                                                                            "1,2,d",
                                                                                        Ο,
{"subdcc",
                  F6(2, 0x04, 0, 2, 1),
                                           F6(~2, ~0x04, ~0, ~2, ~1),
                                                                            "1,2,d",
{"vsubd8",
                                                                                         0,
                                                                                                  v8},
{"vsubd16",
                  F6(2, 0x04, 0, 2, 2),
                                           F6(~2, ~0x04, ~0, ~2, ~3),
                                                                            "1,2,d",
                                                                                         0,
                                                                                                  v8},
{"vsubd32",
                  F6(2, 0x04, 0, 2, 4),
                                           F6(~2, ~0x04, ~0, ~2, ~4),
                                                                            "1,2,d",
                                                                                         0,
                                                                                                  v8},
                  F4(2, 0x01, 0, 1),
                                           F4(~2, ~0x01, ~0, ~1),
                                                                            "1,2,d",
{"andd",
                                                                                         0,
                                                                                                  v6},
{"anddcc"
                  F4(2, 0x11, 0, 1),
                                           F4(~2, ~0x11, ~0, ~1),
                                                                            "1,2,d",
                                                                                        Ο,
                                                                                                  v6},
{"addd",
                  F4(2, 0x00, 0, 1),
                                           F4(~2, ~0x00, ~0, ~1),
                                                                            "1,2,d",
                                                                                        Ο,
                                                                                                  v8},
                                           F4(~2, ~0x10, ~0, ~1),
{"adddcc"
                  F4(2, 0x10, 0,1),
                                                                            "1,2,d"
                                                                                         0,
                                                                                                  v8},
                                           F6(~2, ~0x00, ~0, ~2, ~1),
{"vaddd8",
                  F6(2, 0x00, 0, 2, 1),
                                                                            "1,2,d"
                                                                                         0,
                                                                                                  v8},
                                           F6(~2, ~0x00, ~0,
                                                               ~2, ~2),
                  F6(2, 0x00, 0, 2, 2),
{"vaddd16"
                                                                            "1,2,d"
                                                                                         0,
                                                                                                  v8},
{"vaddd32",
                  F6(2, 0x00, 0, 2, 4),
                                           F6(~2, ~0x00, ~0, ~2, ~4),
                                                                            "1,2,d"
                                                                                        0,
                                                                                                  v8},
{"smuld",
                  F4(2, 0x0b, 0, 1),
                                           F4(~2, ~0x0b, ~0, ~1),
                                                                            "1,2,d",
                                                                                        F_MUL32, v8},
                                                                            "1,2,d",
{"smuldcc"
                  F4(2, 0x1b, 0, 1),
                                           F4(~2, ~0x1b, ~0, ~1),
                                                                                        F_MUL32, v8},
                                                                            "1,2,d",
                                                                                        F_MUL32, v8},
{"umuld",
                  F4(2, 0x0a, 0, 1),
                                           F4(~2, ~0x0a, ~0, ~1),
                                                                                        F_MUL32, v8},
{"umuldcc",
                  F4(2, 0x1a, 0, 1),
                                           F4(~2, ~0x1a, ~0, ~1),
                                                                            "1,2,d",
                                                                            "1,2,d",
{"vumuld8",
                  F6(2, 0x0a, 0, 2, 1),
                                           F6(~2, ~0x0a, ~0, ~2, ~1),
                                                                                        0,
                                                                                                  v8},
                                                                                                  v8},
{"vumuld16",
                  F6(2, 0x0a, 0, 2, 2),
                                           F6(~2, ~0x0a, ~0, ~2, ~3),
                                                                            "1,2,d",
                                                                                        0,
{"vumuld32",
                  F6(2, 0x0a, 0, 2, 4),
                                           F6(~2, ~0x0a, ~0, ~2, ~4),
                                                                            "1,2,d",
                                                                                        0,
                                                                                                  v8},
{"vsmuld8",
                  F6(2, 0x0b, 0, 2, 1),
                                           F6(~2, ~0x0b, ~0, ~2, ~1),
                                                                            "1,2,d",
                                                                                         0,
                                                                                                  v8},
{"vsmuld16",
                  F6(2, 0x0b, 0, 2, 2),
                                           F6(~2, ~0x0b, ~0, ~2, ~3),
                                                                            "1,2,d"
                                                                                         0,
                                                                                                  v8},
{"vsmuld32",
                  F6(2, 0x0b, 0, 2, 4),
                                           F6(~2, ~0x0b, ~0, ~2, ~4),
                                                                            "1,2,d"
                                                                                        0.
                                                                                                  v8},
                                           F4(~2, ~0x0f,
                                                          ~0, ~1),
{"sdivd",
                  F4(2, 0x0f, 0, 1),
                                                                            "1,2,d"
                                                                                        F_DIV32, v8},
                                           F4(~2, ~0x1f, ~0, ~1),
                                                                            "1,2,d"
{"sdivdcc"
                  F4(2, 0x1f, 0, 1),
                                                                                        F_DIV32, v8},
                  F4(2, 0x1e, 0, 1),
                                           F4(~2, ~0x1e, ~0, ~1),
                                                                            "1,2,d",
                                                                                        F_DIV32, v8},
{"udivdcc",
{"udivd",
                  F4(2, 0x0e, 0, 1),
                                           F4(~2, ~0x0e, ~0, ~1),
                                                                            "1,2,d",
                                                                                        F_DIV32, v8},
```

```
F3(~3, ~0x2f, ~0),
{"cswap",
                 F3(3, 0x2f, 0),
                                                                           "[1+2]A,d", 0,
                                                                                                 v8},
{"cswap".
                 F3(3, 0x2f, 1),
                                           F3(~3, ~0x2f, ~1),
                                                                           "[1+i],d",
                                                                                       0.
                                                                                                 v8},
                 F3(3, 0x3f, 0),
                                           F3(~3, ~0x3f, ~0),
                                                                           "[1+2]A,d", 0,
{"cswapa",
                                                                                                 v8},
                 F3(3, 0x3f, 1),
                                                                           "[1+i],d",
{"cswapa",
                                           F3(~3, ~0x3f, ~1),
                                                                                       0,
                                                                                                 v8},
                 F4(2, 0x07, 0, 1),
                                           F4(~2, ~0x07, ~0, ~1),
                                                                           "1,2,d",
                                                                                                 v6},
{"xnord",
                                                                                       Ο,
{"xnordcc",
                 F4(2, 0x17, 0, 1),
                                           F4(~2, ~0x17, ~0, ~1),
                                                                           "1,2,d",
                                                                                        0,
                                                                                                 v6},
{"xordcc",
                 F4(2, 0x13, 0, 1),
                                           F4(~2, ~0x13, ~0, ~1),
                                                                           "1,2,d",
                                                                                        0,
                                                                                                 v6},
                                           F8(~2, ~0x2d, ~0x0, ~0x1),
{"adddreduce8",
                 F8(2, 0x2d, 0x0, 0x1),
                                                                           "1,2,d",
                                                                                       0,
                                                                                                 v8},
{"ordreduce8",
                 F8(2, 0x2e, 0x0, 0x1),
                                           F8(~2, ~0x2e, ~0x0, ~0x1),
                                                                           "1,2,d",
                                                                                                 v8},
                                                                                       0,
                                           F8(~2, ~0x2f, ~0x0,
                 F8(2, 0x2f, 0x0, 0x1),
                                                                           "1,2,d",
{"anddreduce8",
                                                                                       0,
                                                                                                 v8},
                                           F8(~2, ~0x3e, ~0x0,
                 F8(2, 0x3e, 0x0, 0x1),
                                                                           "1,2,d",
{"xordreduce8",
                                                                                       0,
                                                                                                 v8},
                                           F8(~2, ~0x2d, ~0x0,
                                                                           "1,2,d"
{"adddreduce16", F8(2, 0x2d, 0x0, 0x2),
                                                                                       0,
                                                                                                 v8},
                                           F8(~2, ~0x2e,
                                                          ~0x0,
{"ordreduce16",
                 F8(2, 0x2e, 0x0, 0x2),
                                                                           "1,2,d",
                                                                                                 v8},
                                                                                        0,
{"anddreduce16", F8(2, 0x2f, 0x0, 0x2),
                                           F8(~2, ~0x2f, ~0x0,
                                                                           "1,2,d"
                                                                                       0,
                                                                                                 v8},
                                                                                                 v8},
{"xordreduce16", F8(2, 0x3e, 0x0, 0x2),
                                           F8(~2, ~0x3e, ~0x0, ~0x2),
                                                                           "1,2,d",
                                                                                       0,
                 F8(2, 0x3f, 0x0, 0x0),
                                           F8(~2, ~0x3f, ~0x0, ~0x0),
                                                                           "1,2,d",
                                                                                                 v8},
{"zbytedpos",
                                                                                       0,
{"zbytedpos",
                 F8I(2, 0x3f, 0x1, 0x0), F8I(~2, ~0x3f, ~0x1, ~0x0),
                                                                           "1,i,d",
                                                                                       0,
                                                                                                 v8},
                                                                           "v,B,H",
{"vfadd32",
                 F3F(2, 0x34, 0x142),
                                           F3F(~2, ~0x34, ~0x142),
                                                                                       F_FLOAT, v8},
{"vfadd16",
                 F3F(2, 0x34, 0x143),
                                           F3F(~2, ~0x34, ~0x143),
                                                                           "v,B,H",
                                                                                       F_FLOAT, v8},
{"vfsub32",
                 F3F(2, 0x34, 0x144),
                                           F3F(~2, ~0x34, ~0x144),
                                                                           "v,B,H",
                                                                                       F_FLOAT, v8},
                                           F3F(~2, ~0x34, ~0x145),
{"vfsub16",
                 F3F(2, 0x34, 0x145),
                                                                           "v,B,H",
                                                                                       F_FLOAT, v8},
{"vfmul32",
                 F3F(2, 0x34, 0x146),
                                           F3F(~2, ~0x34, ~0x146),
                                                                           "v,B,H",
                                                                                       F_FLOAT, v8},
{"vfmul16",
                                           F3F(~2, ~0x34, ~0x147),
                                                                           "v,B,H",
                                                                                       F_FLOAT, v8},
                 F3F(2, 0x34, 0x147),
                                           F3F(~2, ~0x34, ~0x148),
                                                                           "f,H",
                                                                                       F_FLOAT, v8},
{"vfi16toh",
                 F3F(2, 0x34, 0x148),
                                           F3F(~2, ~0x34,
                                                           ~0x149),
                                                                                       F_FLOAT, v8},
                                                                           "f,H",
{"vfhtoi16",
                 F3F(2, 0x34, 0x149),
                                           F3F(~2, ~0x34,
                                                           ~0x150),
{"faddreduce16",
                 F3F(2, 0x34, 0x150),
                                                                           "f,H",
                                                                                       F_FLOAT, v8},
{"fstoh",
                  F3F(2, 0x34, 0x151),
                                           F3F(~2, ~0x34, ~0x151),
                                                                           "f,H",
                                                                                       F_FLOAT, v8},
{"fhtos",
                 F3F(2, 0x34, 0x152),
                                           F3F(~2, ~0x34, ~0x152),
                                                                           "f,H",
                                                                                       F_FLOAT, v8},
```

2.1.2 Integer-Unit Extensions: Arithmetic-Logic Instructions

The integer unit extensions of AJIT are based on the SPARC V8 instructions. See: SPArc v8 architecture manual. SPARC v8 instructions are 32 bits long. The GNU Binutils 2.22 SPARC implementation defines a set of macros to capture the bits set by an instruction. These are the so called "match" masks. Please see the code in \$BINUTILSHOME/include/opcode/sparc.h and \$BINUTILSHOME/opcodes/sparc-opc.c.

2.1.2.1 Addition and subtraction instructions:

1. **ADDD**:




Figure 2.2: The AJIT ADDD instruction with register operands. The green regions need to be set in the GNU as code.

ADDD: same as ADD, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "addd SrcReg1, SrcReg2, DestReg". Semantics: $rd(pair) \leftarrow rs1(pair) + rs2(pair)$.

The SPARC bit layout of this instruction is:

```
Macro to set
                    F4(x, y, z, b)
                                          in
                                               sparc.h
Macro to reset
                    F4(~x, ~y, ~z, ~b)
                                               sparc.h
                                          in
                                               OP(x)
                                                               /* ((x) \& 0x3)
                                                                                  $<<$ 30 */
                    0x00
                                              OP3(y)
                                                               /* ((y) \& 0x3f) $<<$ 19 */
у
                                          in
                    0x0
                                          in
                                              F3I(z)
                                                               /* ((z) \& 0x1)
\mathbf{z}
b
                                              OP_AJIT_BIT(b) /* ((b) \& 0x1)
                                                                                  $<<$ 5 */
                    0x1
                                          in
```

2. ADDDCC:




Figure 2.3: The AJIT ADDDCC instruction. The green regions need to be set in the GNU as code.

ADDDCC: same as ADDCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "adddcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) + rs2(pair)$, set Z,N

The SPARC bit layout of this instruction is:

```
Macro to set
                   F4(x, y, z, b)
                                            sparc.h
                                        in
Macro to reset
                   F4(~x, ~y, ~z, ~b)
                                            sparc.h
                                        in
                                            OP(x)
Х
                   0x2
                                                            /* ((x) \& 0x3) $<<$ 30 */
                   0x10
                                            OP3(y)
                                                            /* ((y) \& 0x3f) $<<$ 19 */
                                        in
у
                                                            /* ((z) \& 0x1)
                   0x0
                                        in
                                            F3I(z)
                                                                              $<<$ 13 */
b
                   0x1
                                            OP_AJIT_BIT(b) /* ((b) \& 0x1)
                                                                              $<<$ 5 */
```

3. **SUBD**:




Figure 2.4: The AJIT SUBD instruction. The green regions need to be set in the GNU as code.

SUBD: same as SUB, but with Instr[13]=0 (i=0), and Instr[5]=1.

 $\mathbf{Syntax}\text{: "subd SrcReg1, SrcReg2, DestReg"}.$

Semantics: $rd(pair) \leftarrow rs1(pair) - rs2(pair)$.

The SPARC bit layout of this instruction is:

```
Macro to set
                    F4(x, y, z, b)
                                                sparc.h
                                            in
                                                sparc.h
Macro to reset
                    F4(~x, ~y,
                                 ~z,
                                            in
                                                OP(x)
                                                                                     $<<$ 30 */
                                                                  /* ((x) \& 0x3)
Х
                                            in
у
                     0x04
                                            in
                                                OP3(y)
                                                                  /* ((y) \& 0x3f) $<<$ 19 */
\mathbf{z}
                    0x0
                                            in
                                                F3I(z)
                                                                  /* ((z) \& 0x1)
                                                                                     $<<$ 13 */
b
                    0x1
                                                OP\_AJIT\_BIT(b) /* ((b) \& Ox1)
                                                                                     $<<$ 5
                                            in
```

4. SUBDCC:




Figure 2.5: The AJIT SUBDCC instruction.

SUBDCC: same as SUBCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "subdcc SrcReg1, SrcReg2, DestReg". Semantics: $rd(pair) \leftarrow rs1(pair) - rs2(pair)$, set Z,N

The SPARC bit layout of this instruction is:

```
Macro to set
                    F4(x, y, z, b)
                                               sparc.h
                                           in
                                               sparc.h
Macro to reset
                    F4(~x, ~y,
                                 ~z,
                                           in
                                               OP(x)
                    0x2
                                                                 /* ((x) \& 0x3)
                                                                                    $<<$ 30 */
Х
                                                                 /* ((y) \& 0x3f) $<<$ 19 */
                    0x14
                                               OP3(v)
У
\mathbf{z}
                    0x0
                                           in
                                               F3I(z)
                                                                 /* ((z) \& 0x1)
                                                                                    $<<$ 13 */
b
                    0x1
                                               OP_AJIT_BIT(b) /* ((b) \& 0x1)
```

2.1.2.2 Shift instructions:

The shift family of instructions of AJIT may each be considered to have two versions: a direct count version and a register indirect count version. In the direct count version the shift count is a part of the instruction bits. In the indirect count version, the shift count is found on the register specified by the bit pattern in the instruction bits. The direct count version is specified by the 14^{th} bit, i.e. insn[13] (bit number 13 in the 0 based bit numbering scheme), being set to 1. If insn[13] is 0 then the register indirect version is specified.

Similar to the addition and subtraction instructions, the shift family of instructions of SPARC V8 also do not use bits from 5 to 12 (both inclusive). The AJIT processor uses bits 5 and 6. In particular bit 6 is always 1. Bit 5 may be used in the direct version giving a set of 6 bits available for specifying the shift count. The shift count can have a maximum value of 64. Bit 5 is unused in the register indirect version, and is always 0 in that case.

These instructions are therefore worked out below in two different sets: the direct and the register indirect ones.

1. The direct versions are given by insn[13] = 1. The 6 bit shift count is directly specified in the instruction bits. Therefore insn[5:0] specify the shift count. insn[7:6] = 2, distinguishes the AJIT version from the SPARC V8 version.

(a) **SLLD**:



Figure 2.6: The AJIT SLLD instruction. Shift count is directly specified in the instruction.

SLLD: same as SLL, but with Instr[13]=0 (i=0), and Instr[7:6]=2. Syntax: "slld SrcReg1, 6BitShiftCnt, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \ll shift count.$

The AJIT/SPARC bit layout of this instruction is:

```
Macro to set
                     F5(x, y, z, b)
                                                 sparc.h
Macro to reset
                     F5(~x, ~y, ~z, ~b)
                                             in
                                                 sparc.h
                                                 OP(x)
                     0x2
x
                                             in
                     0x25
                                             in
                                                 OP3(y)
у
                     0x1
                                             in
                                                 F3I(z)
\mathbf{Z}
                     0x2
                                             in
                                                 OP_AJIT_BIT_5_AND_6(a)
a
```

(b) **SRLD**:



Figure 2.7: The AJIT SRLD instruction. Shift count is directly specified in the instruction.

SRLD: same as SRL, but with Instr[13]=0 (i=0), and Instr[7:6]=2. Syntax: "sral SrcReg1, 6BitShiftCnt, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) >> shift count.$

The AJIT/SPARC bit layout of this instruction is:

```
Macro to set
                     F5(x, y, z, b)
                                             in
                                                 sparc.h
Macro to reset
                     F5(~x, ~y, ~z, ~b)
                                             in
                                                 sparc.h
                     0x2
                                                 OP(x)
X
                 =
                     0x26
                                             in
                                                 OP3(y)
у
                                                 F3I(z)
                     0x1
                                             in
\mathbf{Z}
                     0x2
                                                 OP_AJIT_BIT_5_AND_6(a)
a
```

(c) **SRAD**:

SRAD: same as SRA, but with Instr[13]=0 (i=0), and Instr[7:6]=2.



Figure 2.8: The AJIT SRAD instruction. Shift count is directly specified in the instruction.

Syntax: "srad SrcReg1, 6BitShiftCnt, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) >> shift count (with sign extension).$

The AJIT/SPARC bit layout of this instruction is:

```
Macro to set
                      F5(x, y, z, b)
                                                     sparc.h
Macro to reset
                      F5(~x, ~y, ~z, ~b)
                                                in
                                                     sparc.h
                                                     OP(x)
                      0x2
                                                in
\mathbf{X}
                      0x27
                                                in
                                                     OP3(y)
у
                      0x1
                                                in
                                                     F3I(z)
\mathbf{z}
                      0x2
                                                     OP_AJIT_BIT_5_AND_6(a)
a
                                                in
```

- 2. The register indirect versions are given by insn[13] = 0. The shift count is indirectly specified in the 32 bit register specified in instruction bits. Therefore insn[4:0] specify the register that has the shift count. insn[6] = 1, distinguishes the AJIT version from the SPARC V8 version. In this case, insn[5] = 0, necessarily.
 - (a) **SLLD**:



Figure 2.9: The AJIT SLLD instruction. Shift count is specified via a register in the instruction.

SLLD: same as SLL, but with Instr[13]=0 (i=0), and Instr[7:6]=2.

Syntax: "slld SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \ll shift count register rs2.$

```
Macro to set
                      F5(x, y, z, b)
                                                     sparc.h
                                                in
Macro to reset
                      F5(~x, ~y, ~z, ~b)
                                                     sparc.h
                                                in
                                                     OP(x)
\mathbf{X}
                      0x2
                                                in
                      0x25
                                                in
                                                     OP3(y)
у
\mathbf{z}
                      0x0
                                                in
                                                     F3I(z)
                      0x1
                                                     OP_AJIT_BITS_5_AND_6(a)
                                                in
a
```

(b) **SRLD**:

SRLD: same as SRL, but with Instr[13]=0 (i=0), and Instr[7:6]=2.

Syntax: "slld SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) >> shift count register rs2.$




Figure 2.10: The AJIT SRLD instruction. Shift count is specified via a register in the instruction.

The AJIT/SPARC bit layout of this instruction is:

```
Macro to set
                      F5(x, y, z, b)
                                                in
                                                    sparc.h
Macro to reset
                      F5(~x, ~y, ~z, ~b)
                                                    sparc.h
                                               in
                                                    OP(x)
                      0x2
                                                in
\mathbf{x}
                      0x26
                                                    OP3(y)
                                                in
у
                      0x0
                                                in
                                                    F3I(z)
\mathbf{z}
                      0x1
                                                in
                                                    OP_AJIT_BITS_5_AND_6(a)
a
```

(c) **SRAD**:




Figure 2.11: The AJIT SRAD instruction. Shift count is specified via a register in the instruction.

SRAD: same as SRA, but with Instr[13]=0 (i=0), and Instr[7:6]=2.

Syntax: "slld SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) >> shift count register rs2 (with sign extension).$

The AJIT/SPARC bit layout of this instruction is:

```
Macro to set
                     F5(x, y, z, b)
                                             in
                                                  sparc.h
Macro to reset
                                                  sparc.h
                     F5(~x, ~y, ~z, ~b)
                                                  OP(x)
                     0x2
                                             in
                                                  OP3(y)
                     0x27
                                             in
у
                     0x0
                                                  F3I(z)
                                             in
\mathbf{z}
                                                  OP_AJIT_BITS_5_AND_6(a)
a
                     0x1
                                             in
```

2.1.2.3 Multiplication and division instructions:

1. **UMULD**: Unsigned Integer Multiply AJIT, no immediate version (i.e. i is always 0).




Figure 2.12: The AJIT UMULD instruction with register operands. $\,$

UMULD: same as UMUL, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "umuld SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) * rs2(pair)$.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                   sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                              in
                                                   sparc.h
                     0x2
                                                  OP(x)
Х
                                              in
                     0x0A
                                                  OP3(y)
у
                                              in
                                                  F3I(z)
\mathbf{z}
                     0x0
                                              in
a
                     0x1
                                                  OP_AJIT_BIT_5(b)
```

2. UMULDCC:




Figure 2.13: The AJIT UMULDCC instruction with register operands.

New addition:

UMULDCC: same as UMULCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "umuldcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) * rs2(pair)$, set Z

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                  sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                             in
                                                  sparc.h
                                                  OP(x)
Х
                     0x2
                     0x1A
                                             in
                                                  OP3(y)
у
                                                  F3I(z)
                     0x0
                                             in
\mathbf{z}
                     0x1
                                                  OP_AJIT_BIT_5(b)
a
```

3. **SMULD**: Unsigned Integer Multiply AJIT, no immediate version (i.e. i is always 0).



Figure 2.14: The AJIT SMULD instruction with register operands.

SMULD: same as SMUL, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "smuld SrcReg1, SrcReg2, DestReg".
Semantics: rd(pair) ← rs1(pair) * rs2(pair) (signed).

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                  sparc.h
                                             in
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                  sparc.h
                                             in
                                                  OP(x)
                                             in
                     0x0B
                                                 OP3(y)
у
                     0x0
                                                 F3I(z)
                                             in
\mathbf{Z}
a
                     0x1
                                                 OP_AJIT_BIT_5(b)
```

4. SMULDCC:



Figure 2.15: The AJIT SMULDCC instruction with register operands.

New addition:

SMULDCC: same as SMULCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "smuldcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) * rs2(pair) (signed)$, set Z,N,O

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                  sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                 sparc.h
                                             in
                     0x2
                                             in
                                                 OP(x)
х
                     0x1B
                                                 OP3(y)
                                             in
у
                     0x0
                                                 F3I(z)
\mathbf{z}
                                                 OP_AJIT_BIT_5(b)
a
                     0x1
```

5. **UDIVD**:




Figure 2.16: The AJIT UDIVD instruction with register operands.

New addition:

UDIVD: same as UDIV, but with Instr[13]=0 (i=0), and Instr[5]=1.

```
Syntax: "udivd SrcReg1, SrcReg2, DestReg".
Semantics: rd(pair) ← rs1(pair) / rs2(pair).
```

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                            in
                                                 sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                            in
                                                 sparc.h
                     0x2
                                                 OP(x)
Х
                     0x0E
                                                 OP3(y)
у
                                                 F3I(z)
\mathbf{z}
                     0x0
                                            in
a
                     0x1
                                                 OP_AJIT_BIT_5(b)
```

6. UDIVDCC:




Figure 2.17: The AJIT UDIVDCC instruction with register operands.

New addition:

UDIVDCC: same as UDIVCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "udivdcc SrcReg1, SrcReg2, DestReg". Semantics: $rd(pair) \leftarrow rs1(pair) / rs2(pair)$, set Z,O

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                 sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                            in
                                                 sparc.h
                     0x2
                                                 OP(x)
                                             in
                     0x1E
                                            in
                                                 OP3(y)
У
\mathbf{z}
                     0x0
                                            in
                                                 F3I(z)
                     0x1
                                                 OP_AJIT_BIT_5(b)
a
                                            in
```

7. **SDIVD**:




Figure 2.18: The AJIT SIDVD instruction with register operands.

New addition:

SDIVD: same as SDIV, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "sdivd SrcReg1, SrcReg2, DestReg". Semantics: $rd(pair) \leftarrow rs1(pair) / rs2(pair)$ (signed).

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                    F4(x, y, z, b)
                                                 sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                            in
                                                 sparc.h
                                                 OP(x)
                     0x2
                     0x0F
                                                 OP3(y)
у
                                                 F3I(z)
                     0x0
                                            in
\mathbf{Z}
                     0x1
                                                 OP_AJIT_BIT_5(b)
a
```

8. SDIVDCC:




Figure 2.19: The AJIT SDIVDCC instruction with register operands.

New addition:

SDIVDCC: same as SDIVCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "sdivdcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) / rs2(pair)$ (signed), set Z,N,O

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                 sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                 sparc.h
                                            in
                                                 OP(x)
                     0x2
                                             in
                     0x1F
                                                 OP3(v)
у
                     0x0
                                            in
                                                 F3I(z)
\mathbf{Z}
                     0x1
                                                 OP_AJIT_BIT_5(b)
a
```

2.1.2.4 64 Bit Logical Instructions:

No immediate mode, i.e. $insn[5] \equiv i = 0$, always.

1. **ORD**:




Figure 2.20: The AJIT ORD instruction with register operands.

ORD: same as OR, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "ord SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \mid rs2(pair)$.

Hence the SPARC bit layout of this instruction is:

```
F4(x, y, z, b)
Macro to set
                                                  sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                  sparc.h
                                             in
                                                  OP(x)
Х
                     0x2
                     0x02
                                                  OP3(y)
                                             in
у
\mathbf{z}
                     0x0
                                             in
                                                  F3I(z)
b
                                                 OP_AJIT_BIT_5(a)
                     0x1
```

2. **ORDCC**:




Figure 2.21: The AJIT ORDCC instruction with register operands.

ORDCC: same as ORCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "ordcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \mid rs2(pair)$, sets Z.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                      F4(x, y, z, b)
                                                in
                                                    sparc.h
Macro to reset
                      F4(~x, ~y, ~z, ~b)
                                                    sparc.h
                                               in
                      0x2
                                                in
                                                    OP(x)
\mathbf{x}
                      0x12
                                                    OP3(y)
                                                in
У
                      0x0
                                                    F3I(z)
\mathbf{z}
                                                in
b
                      0x1
                                                    OP_AJIT_BIT_5(a)
```

3. **ORDN**:



Figure 2.22: The AJIT ORDN instruction with register operands.

ORDN: same as ORN, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "ordn SrcReg1, SrcReg2, DestReg". Semantics: $rd(pair) \leftarrow rs1(pair) \mid (\sim rs2(pair))$. Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                 sparc.h
                                             in
Macro to reset
                                                 sparc.h
                     F4(~x, ~y, ~z, ~b)
                                            in
                     0x2
                                             in
                                                 OP(x)
                     0x06
                                                 OP3(y)
у
                                             in
                     0x0
                                             in
                                                 F3I(z)
\mathbf{z}
b
                     0x1
                                             in
                                                 OP_AJIT_BIT_5(a)
```

4. ORDNCC:



Figure 2.23: The AJIT ORDNCC instruction with register operands.

ORDNCC: same as ORN, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "ordncc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \mid (\sim rs2(pair)), sets Z.$

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                 sparc.h
                                             in
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                 sparc.h
                                             in
                                                 OP(x)
                     0x2
х
                                             in
у
                     0x16
                                                 OP3(y)
                     0x0
                                             in
                                                 F3I(z)
\mathbf{Z}
b
                                                 OP_AJIT_BIT_5(a)
                     0x1
```

5. XORDCC:



Figure 2.24: The AJIT XORDCC instruction with register operands.

XORDCC: same as XORCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "xordcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \hat{r}s2(pair)$, sets Z.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                                                 sparc.h
                     F4(x, y, z, b)
                                            in
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                 sparc.h
                                                 OP(x)
                     0x2
                                                 OP3(y)
У
                     0x13
\mathbf{z}
                     0x0
                                             in
                                                 F3I(z)
b
                     0x1
                                                 OP_AJIT_BIT_5(a)
```

The AJIT bit (insn[5]) is set internally by F4, and hence there are only three arguments.

6. **XNORD**:



Figure 2.25: The AJIT XNORD instruction with register operands.

XNORD: same as XNOR, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "xnordcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \hat{r}s2(pair)$.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                    F4(x, y, z, b)
                                               sparc.h
                                           in
Macro to reset
                    F4(~x, ~y, ~z, ~b)
                                               sparc.h
                                               OP(x)
                    0x2
х
у
                    0x07
                                               OP3(y)
7
                    0x0
                                          in
                                               F3I(z)
b
                    0x1
                                               OP_AJIT_BIT_5(a)
```

7. XNORDCC:




Figure 2.26: The AJIT XNORDCC instruction with register operands.

XNORDCC: same as XNORD, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "xnordcc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \hat{r}s2(pair)$, sets Z.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                             in
                                                 sparc.h
                     F4(~x, ~y, ~z, ~b)
Macro to reset
                                             in
                                                  sparc.h
                     0x2
                                             in
                                                  OP(x)
х
                                                 OP3(y)
У
                     0x17
                                             in
\mathbf{z}
                     0x0
                                             in
                                                 F3I(z)
b
                     0x1
                                                 OP_AJIT_BIT_5(a)
```

8. **ANDD**:




Figure 2.27: The AJIT ANDD instruction with register operands.

ANDD: same as AND, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "andd SrcReg1, SrcReg2, DestReg". Semantics: $rd(pair) \leftarrow rs1(pair) \cdot rs2(pair)$.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                  sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                             in
                                                  sparc.h
                                                  OP(x)
Х
                     0x2
                                             in
                     0x01
                                             in
                                                  OP3(y)
у
                     0x0
                                                  F3I(z)
\mathbf{z}
                                             in
b
                     0x1
                                                  OP_AJIT_BIT_5(a)
```

9. **ANDDCC**:



Figure 2.28: The AJIT ANDDCC instruction with register operands.

ANDDCC: same as ANDCC, but with Instr[13]=0 (i=0), and Instr[5]=1.

 \mathbf{Syntax} : "anddcc $\mathsf{SrcReg1}$, $\mathsf{SrcReg2}$, $\mathsf{DestReg}$ ".

Semantics: $rd(pair) \leftarrow rs1(pair) \cdot rs2(pair)$, sets Z.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                             in
                                                  sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                  sparc.h
                 =
                                             in
                     0x2
                                                  OP(x)
Х
                                             in
                     0x11
                                                  OP3(y)
у
                 =
                                             in
                     0x0
                                                  F3I(z)
\mathbf{z}
                 =
                                             in
b
                     0x1
                                                  OP_AJIT_BIT_5(a)
                                             in
```

10. **ANDDN**:




Figure 2.29: The AJIT ANDDN instruction with register operands.

ANDDN: same as ANDN, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "anddn SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \cdot (\sim rs2(pair))$.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                 sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                             in
                                                 sparc.h
                     0x2
                                                 OP(x)
                                                 OP3(y)
                     0x05
                                             in
У
                     0x0
                                                 F3I(z)
\mathbf{z}
                                             in
b
                                                 OP_AJIT_BIT_5(a)
                     0x1
                                             in
```

11. ANDDNCC:



Figure 2.30: The AJIT ANDDNCC instruction with register operands.

ANDDNCC: same as ANDN, but with Instr[13]=0 (i=0), and Instr[5]=1.

Syntax: "anddncc SrcReg1, SrcReg2, DestReg".

Semantics: $rd(pair) \leftarrow rs1(pair) \cdot (\sim rs2(pair))$, sets Z.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
                     F4(x, y, z, b)
                                                  sparc.h
Macro to reset
                     F4(~x, ~y, ~z, ~b)
                                                  sparc.h
                                             in
                     0x2
                                              in
                                                  OP(x)
Х
                                                  OP3(y)
                     0x15
У
                                              in
\mathbf{z}
                     0x0
                                              in
                                                  F3I(z)
b
                     0x1
                                                  OP_AJIT_BIT_5(a)
```

The AJIT bit (insn[5]) is set internally by F4, and hence there are only three arguments.

2.1.3 Integer-Unit Extensions: SIMD Instructions

2.1.3.1 SIMD I instructions:

The first set of SIMD instructions are the three arithmetic instructions: add, sub, and mul. The "mul" instruction has signed and unsigned variations. Each of the three instructions have 8 bit (1 byte), 16 bit (1 half word) and 32 bit (1 word) versions. These versions are encoded as shown in table 2.2, where the first column denotes the bit numbers. We list all the SIMD I instructions version wise below.

987	Type	Example
001	Byte	e.g. VADDD8
010	Half-word (16-bits)	e.g. VADDD16
100	Word (32-bits)	e.g. VADDD32

Table 2.2: Data type encoding for SIMD I instructions.

1. 8 bit (1 Byte)

(a) **VADDD8**:

Start	End	Range	Meaning
0	4	32	Source register 2, rs2
5	6	4	Always 2, i.e. $insn[6:5] = 10_b$
7	9	8	Data type specifier: Always 0x1
10	12	_	unused
13	13	0,1	The \mathbf{i} bit. Always 0.
14	18	32	Source register 1, rs1
19	24	000000	"op3"
25	29	32	Destination register, rd
30	31	4	Always "10"

VADDD8: same as ADD, but with Instr[13]=0 (i=0), and Instr[6:5]=2. Bits Instr[9:7] are a 3-bit field, which specify the data type

Syntax: "vaddd8 SrcReg1, SrcReg2, DestReg".

Semantics: not given

Bits layout:

Offsets	:	31	24	23	16	15	8	7	0
Bit layout	:	XXXX							
Insn Bits	:	10	0	0000	0	0	00	110	
Destination	:	DD	DDD						
Source 1	:				SSS	SS			
Source 2	:							S	SSSS
Unused (0)	:					U	UU		
Final layout	:	10DD	DDDO	0000	OSSS	SSOU	UUOO	110S	SSSS
To match	:	^^	^	^^^	^	^	^^	^^^	
Bitfield name	е:	OP		0P3		i	9-	765	

To set up bits 5 and 6, we use an already defined macro OP_AJIT_BIT_5_AND_6. The value to be set in these two bits is 0x2. To set bits 7 through 9, we define a new macro OP_AJIT_BIT_7_THRU_9. The value set in these three bits decides the *type*, byte, half word or word, of the instruction. For **vaddd8** instruction, bits 7 through 9 are set to the value 0x1. Both these macros influence the

unused bits of the SPARC V8 architecture. So we define a macro OP_AJIT_SET_UNUSED that uses the previous two to set these bits unused by the SPARC V8, but used by AJIT.

We can now define the final macro F6(x, y, z, b, a) to set the match bits for this instruction.

Hence the SPARC bit layout of this instruction is:

```
Macro to set
               = F4(x, y, z)
                                   in
                                       sparc.h
                  INVF4(x, y, z)
Macro to reset =
                                   _{
m in}
                                       sparc.h
                  0x2
                                    in OP(x) /* ((x) & 0x3) << 30 */
х
               = 0x00
                                   in OP3(y) /* ((y) & 0x3f) << 19 */
У
               = 0x0
                                   in F3I(z) /* ((z) & 0x1) << 13 */
\mathbf{z}
                                        OP\_AJIT\_BIT(a) /* ((a) \& 0x1) << 5 */
                  0x1
                                   in
```

The AJIT bit (insn[5]) is set internally by F4, and hence there are only three arguments.

- 2. 1 Half word (16 bit)
- 3. 1 Word (32 bit)
- 2.1.4 Integer-Unit Extensions: SIMD Instructions II
- 2.1.5 Vector Floating Point Instructions
- 2.1.6 CSWAP instructions

Chapter 3

Towards Assembler Extraction

3.1 Succinct ISA Descriptions

A. M. Vichare

ISA description languages seem to be at least 20 years old problem as of 2018. Attempts like MIMOLA or LISA have been made to describe processors and generate system software through them. This document records my attempts to develop such a language afresh, but for the AJIT processor of IIT Bombay. The benefit of hindsight should ideally be employed in this design process. I shall try to bring that in as a parallel activity along side the attempts to a practical design.

3.1.1 Instruction Set Design Study

This is the background work mainly of conceptual ideas, and study of some known examples.

3.1.1.1 Basic Concepts of Instruction Set Design

From: Henn-Patt, CA-Quant.Approach. Ed.5, App.A:

• Type of internal storage:

- Stack: Operands are on the stack, and hence *implicit* in the instruction.
- Accumulator: One of the operands is in the *accumulator* register, and hence implicit in the instruction.
- Register-Memory: Memory can be a part of the instruction.
- Register-Register: Memory is never a part of the instruction, except for the load-store pair of instructions.
- Memory-Memory: All operands are in the memory and directly addressed as a part of the instruction. This is an old style is not often found today (~ 2018).
- Variations: Dedicating some registers for some special purposes extended accumulator or special purpose registers.

- Number of operands: This depends on the type of internal storage, and a design choice. An binary instruction (aka operation) may explicitly take two data source operands and one result destination operand. Or it may take only two operands, with one of them being both a data source and a result destination operand.

• Memory layout addressing:

- Byte ordering: There are two ways to order a set of bytes of a multi-byte object (e.g. 32 bit, i.e. 4 byte integer).
 - * Little Endian: The byte with the least significant bit can be stored at the smallest byte address, or
 - * Big Endian: The byte with the least significant bit can be stored at the largest byte address.
- Alignment needs: For multibyte objects, an architecture may need the components to be aligned on suitable address boundaries. Or it may not need them to be so aligned! If k is the number of bytes of a multibyte object, a is the address of the byte with the least significant bit, then the object is aligned if: $a = n \times k$, where n is a natural number. The address a is an integral multiple of the object size k.
- Shifting needs: Consider reading a single byte aligned at a word address into a 64 bit register. A single 64 bit read, i.e. a double word read, would be performed on double word aligned address. If the word aligned byte would not be double word aligned, then the byte that is read would not occupy the least significant position in the 64 bit register. In such cases for correct alignment, we will need to shift the byte read in by 3 positions (calculate this "3") so that it occupies the correct position in a 64 bit register.

• Addressing Modes:

How do we address the primary memory?

- *Immediate*: No addressing at all. The argument/s (i.e. operand/s) is/are given as a part of the instruction. There is a finite size, finite number of bits, and layout norms.
- Register Direct: The operand/s is/are available in one or more registers. Instead of being placed in the instruction, the operands are available in the register.
 - * *PC Relative*: A variant of register direct addressing where the register to be used is fixed as the program counter (i.e. the instruction pointer).
- Direct or Absolute: The address is provided directly as an argument. There could be finite size
 definitions that could be same as or different from the size of the address bus.
- Register Indirect: The operand location is given in one or more registers. The register size is expected to be the same as the size of the address bus.
 - * Auto Increment or Decrement: A variant of register indirect where the indirection value in the register is either automatically incremented or decremented. Autoincrementing is useful for array traversals with the base address of the array in the register, and the array element size as the increment value. Autodecrementing is similarly useful for stack operations.
 - * Displacement: A variant of register indirect addressing mode, the operand location is given as an offset (i.e. displacement), relative to a register indirect address. The memory location is thus the offset relative to the location given in a register.
 - * Indexed: Another variant of register indirect addressing where the operand location is a well defined algebraic relation of values in a few registers. Thus, for example, the location might be given as a sum of values in two registers where one register has the "base" value, and the other has an "index" (i.e. an offset) relative to the base value.
 - * Scaled: Yet another variant of register indirect addressing where the operand location is again a well defined algebraic relation of values in a few registers. The algebraic relation is a displacement relative to a "base" in one register and an integral scale up of "index" in another register.

Memory Indirect: Adding one more level of indirection to the register indirect mode yields this
mode. The location of the operand is now available at the memory location given by the register
indirect mode.

The immediate, displacement, and register indirect addressing modes are predominantly used (about 75% to 99% of modes used).

• Types and Size of Operands:

- Some specifications of size have standardized (e.g. IEEE floating point), some have become conventional (e.g. 8 bit byte, 2 byte half words, 4 byte words etc.), some are optionally supported by the processor architecture (e.g. strings, binary coded decimal, packed decimal). Representation is either tagged (not used much today ∼ 2018), or encoded within the opcode (preferred method today).
- Standardised: IEEE Floating point single and double precision. Single precision is 4 bytes, and double precision is 8 bytes.
- Conventional:

Quad Word	Double word	Word	Half word	Byte	Bits
_	_	_	_	1	8
_	_	_	1	2	16
_	_	1	2	4	32
_	1	2	4	8	64
1	2	4	8	16	128

• Operations in the Instruction Set:

Thumb rule: Simplest instructions are the most widely executed ones.

Type	Description or Examples
Arithmetic	Arithmetic operations on numbers: +, -, *, / etc.
Logical	Logical: AND, OR, NOT
Data Transfer	Load, Store, Move
Control Flow	Branch, Loop, Jump, Procedure call and return, Trap
System	OS System call, Virtual memory management
Floating point	Floating point +, -, *, / etc.
Decimal	Decimal $+$, $-$, $*$, $/$ etc.
String	String move, compare, search
Graphics	Pixel and vertex operation, compression & decompression
Signal Processing	FFT, MAC

It might be useful to classify at a little more higher level:

Class	Description or Examples
Data Type based	Arithmetic, Logical, Floating point, Signal Processing, Graphics, Decimal, String
Data Transfer	All I/O
System Control	Control flow, System management

• Instructions for Control Flow:

- No well defined convention for naming, but we will follow the text referred at the beginning of this section. Four main control flow instructions are usually offered.
 - * Jump: These are unconditional.

- * Branch: These are conditional.
- * Procedure call.
- * Procedure return.
- It is useful to use PC-Relative addressing mode to specify the destination address of a control flow instruction. This allows running the code independent of where it is loaded a property called position independence. Position independence may not always be possible, especially if the target of control flow cannot be computed at compile time. In such cases other addressing modes are used. Register indirect addressing is useful for:
 - 1. Case analysis as in *switch* statements.
 - 2. Virtual functions or methods,
 - 3. Higher order functions or function pointers, and
 - 4. Dynamically shared libraries.
- Condition code techniques: Three methods have been used -
 - * Condition codes register (aka the flags register): A set of reserved special bits each indicating some defined condition is set or reset during an operation. The subsequent branch can test these bits. Typically, a separate branch instruction exists for each condition code bit.
 - * Condition register: No dedicated register. Instead an arbitrary register can be designated as the "flags" register.
 - * Compare and Branch: The comparison is a part of the branch instruction itself.

• Encoding an Instruction Set:

- Variable sized.
- Fixed width.
- Hybrid: Some size varying part and some fixed part.

3.1.1.2 Some Examples of Instruction Set Design Languages

We will look at MIMOLA and LISA.

3.1.2 Instruction Set Description and Generation

We use an "engineering" approach to design and development of the language and its processors for describing an ISA and generating the processing software.

3.1.2.1 Basic Elements of the Structure of an Instruction Set Language

- Mnemonic: A string of "word" characters. A "word" is understood intuitively, and from the context.
- Class: ISAs frequently group instructions into *groups* or *classes* typically based on the semantics. Thus we can have logical instructions, integer arithmetic instructions, etc. We capture the class in this field.
- Bit pattern: An instruction is expressed using a set of binary digits, aka bits. The key attributes are:
 - Length: The total number of bits that make up the instruction. For our architecture this is a constant with value 32 bits.
 - Composition: An instruction bit pattern is composed of a subsets of bits that describe components
 of the bit pattern. The various kinds of subsets that may be needed are:

*

3.1.3 Instruction Set Generation

3.1.3.1 Basic Elements of the "Language" to Describe the Instruction

- \bullet "insn-mnemonic" denotes the $\mathbf{mnemonic}$ of the instruction.
- "insn-bit-pattern" denotes the top level composite of the bit pattern of the given instruction.
 - "length" is a field of the bit pattern that records the total number of bits that make up the instruction
 - "composition" is a variable length field that records the composition of the bits pattern.

Chapter 4

Packaging AJIT Within BuildRoot System

4.1 List and Sequence of Files

Basic directory structure:

VARIABLE NAME	DESCRIPTION
TOP	Some top level directory of buildroot software.
BUILDROOT_VERSION	2014.08
BUILDROOT_TOP	\${TOP}/buildroot-\${BUILDROOT_VERSION}
OUTPUT	\${BUILDROOT_TOP}/output
BUILD	\${OUTPUT}/build

1. File \${BUILDROOT_TOP}/arch/Config.in: This file is used to add a new architecture to the buildroot system. Add the AJIT processor as follows:

```
config BR2_ajit
    bool "AJIT (IIT Bombay)"
    help
       Synopsys' IIT Bombay designed SPARC V8 like processor that is targetted for netblazers. Little endian.
```

The indentation uses the TAB character. It appears to be mandatory as every "*/*Config.in" file I looked into uses it.

2. binutils/gas/configure.tgt: This is the file where the gas tool sets the target CPU files given the usual GNU triad (or quad, sometimes).

We first focus on binutils-2.22 for buildroot-2014.08 only. The gdb-7.6.2 port would be similar, and dealt with later.

4.2 List and Sequence of Files Processing

Since AJIT is based on Sparc V8, we first search for files in binutils that contain the string "sparc". The search is case insensitive. We first focus on adding ajit to the GNU BFD system in the binutils. Hence our search is in binutils/bfd. This yields the following list of files in tables 4.1 and 4.2.

We can eliminate files that are not related to ELF in any way. For example they may be dealing with the COFF format. Or they may be 64 bit; AJIT is a 32 bit system as of date. Of the remaining, some would most certainly be candidate files for the AJIT port and some would probably be. Table 4.3 lists these files with a tag "yes" if the file is most certainly a candidate for AJIT port or a tag "maybe".

In the following sections we look at each file in detail. These sections are written by trying to guess the most probable next file, and then going back and forth across the other files to fill in the information.

4.2.1 bfd/elf-bfd.h: Yes

We take this as the first file to examine. Among the first files it includes is: include/elf/common.h which has the basic ELF definitions implemented for the GNU BFD system. For the definitions of ELF format, refer to the standard reference [ELF REFERENCE HERE]. Among the important fields is the e_machine field. We reproduce the relevant comment in include/elf/common.h below:

Values for e_machine, which identifies the architecture. These numbers are officially assigned by registry@sco.com. See below for a list of ad-hoc numbers used during initial development.

If it is necessary to assign new unofficial EM_* values, please pick large random numbers (0x8523, 0xa7f2, etc.) to minimize the chances of collision with official or non-GNU unofficial values.

NOTE: Do not just increment the most recent number by one. Somebody else somewhere will do exactly the same thing, and you will have a collision. Instead, pick a random number.

Normally, each entity or maintainer responsible for a machine with an unofficial e_machine number should eventually ask registry@sco.com for an officially blessed number to be added to the list above.

We will assign a temporary value 0xABCD as of now (i.e. 2020) until the AJIT architecture matures for a more global standardised support. At that point, we should follow the instructions in the comment above. We add the following to include/elf/common.h:

#define EM_AJIT OxABCD /* The IITB AJIT Processor */

Note that this change will reflect only after the support is fully implemented.

The two other files included are: include/elf/internal.h and include/elf/external.h. These respectively describe the ELF format within the BFD system when in-memory and in-file.

An enum, "enum elf_target_id" is used to identify target specific extensions to the elf_obj_tdata and elf_link_hash_table structures. Both the latter structures are in this file too. Since AJIT has no extensions,

¹2020.

we do not seem to need adding an AJIT identifier to this enum. If, however, we do need to add then there are two main issues to consider given that the enum constants are lexicographically ordered:

- 1. The name "AJIT" will appear as the first enum in the lexicographical order. That will offset each subsequent enum value by +1 relative to its previous value. One value from this enum gets built into the tools for a specific system; in particular the GNU BFD library on that system. This is a potential problem. If, for a system (say the i386), we build two GNU BFD library versions, one using the standard binutils and the other using binutils with AJIT support, then the libraries will use different indices internally. If these indices result in different, but legal, ELF processing then we have a problem. Our resulting system is fragile and will break easily.
- 2. The other choice to place the "AJIT" enum is at the second last position. This will preserve the enums of all the other supported targets. We will not have the problem in 1 above. However, some other development effort might add another target to binutils and at the same place! Unless it so happens that the tools for these two non-standard targets come together we will not have problems. This is a low probability event, and we ignore it. If both these targets become standard then the development effort will have to ensure that these have distinct enum values.

4.2.2 bfd/archures.c: Yes

From the comments in the file we summarize:

About Architectures

The BFD approach keeps one atom in a BFD describing the architecture of the data attached to the BFD: a pointer to a "bfd_arch_info_type".

Pointers to structures can be requested independently of a BFD so that an architecture's information can be interrogated without access to an open BFD.

The architecture information is provided by each architecture package. The set of default architectures is selected by the macro "SELECT_ARCHITECTURES". This is normally set up in the @fileconfig/@vartarget.mt file of your choice. If the name is not defined, then all the architectures supported are included.

When BFD starts up, all the architectures are called with an initialize method. It is up to the architecture back end to insert as many items into the list of architectures as it wants to; generally this would be one for each machine and one for the default case (an item with a machine field of 0).

BFD's idea of an architecture is implemented in @filearchures.c. */

/*

SUBSECTION bfd_architecture

DESCRIPTION This enum gives the object file's CPU architecture, in a global sense—i.e., what processor family does it belong to? Another field indicates which processor within the family is in use. The machine gives a number which distinguishes different versions of the architecture, containing, for example, 2 and 3 for Intel i960 KA and i960 KB, and 68020 and 68030 for Motorola 68020 and 68030.

4.2.3	bfd/config.bfd: Yes
4.2.4	bfd/cpu-sparc.c: Yes
4.2.5	bfd/elf32-sparc.c: Yes
4.2.6	bfd/elf.c: Yes
	y place needed is the routine that groks the core file for NETBSD. Since AJIT is not ported to any S except GNU/Linux we do not need to add or change any code in this file.

4.2.7 bfd/elfcode.h: Yes

This file returns a bfd_target (defined in bfd/bfd-in2.h) object from the ELF file. Also struct bfd is in the same file.

- 4.2.8 bfd/elfxx-sparc.c: Yes
- 4.2.9 bfd/elfxx-sparc.h: Yes
- 4.2.10 bfd/targets.c: Yes
- 4.2.11 bfd/bfd-in2.h: Maybe
- 4.2.12 bfd/bfd-in.h: Maybe
- 4.2.13 bfd/bfd.m4: Maybe
- 4.2.14 bfd/configure: Maybe
- 4.2.15 bfd/configure.in: Maybe
- 4.2.16 bfd/elf64-ajit.c: Maybe
- 4.2.17 bfd/elf64-sparc.c: Maybe
- 4.2.18 bfd/freebsd.h: Maybe
- 4.2.19 bfd/libbfd.h: Maybe
- 4.2.20 bfd/Makefile.am: Maybe
- 4.2.21 bfd/Makefile.in: Maybe
- 4.2.22 bfd/nlm32-sparc.c: Maybe
- 4.2.23 bfd/reloc.c: Maybe

4.3 Studying the Build Process

To study the build process we build the GNU binutils-2.22 for at least two targets: a native and a cross. Our host machine is a 64 bit x86 as we write this. So we use the x86 or i386 as a the native machine, and the SPARC as the cross machine.² We install the binaries built on to a separate directory hierarchy for each target than the default /usr/local. We will refer to the i386 install folder as the \$X86INSTALLDIR and the SPARC install folder as the \$SPARCINSTALLDIR.

The build follows the usual steps to building GNU software: configure followed by make followed by make install. The standard output and the standard error of each step is individually redirected into files. This allows a systematic exploration of the sequence of the build process that has been actually followed. Here are the commands used to capture the details of the i386 build:

²For a cross target our build generates binaries that run **on** the host machine (i386 in this case) and generate output **for** the target machine (SPARC in this case).

- 1. cd BINUTILS-SOURCES-FOR-i386: change to the folder where we have the pristine binutils sources to be built for the i386.
- 2. ./configure --prefix=\$X86INSTALLDIR --target=i386-pc-linux-gnu > i386-configure.stdout 2> i386-configure.stderr

This command sets up the build for the i386 target. The target is specified using the --target option to configure. The specification follows the GNU rules; the i386 target is specified as: i386-pc-linux-gnu. The build process is also informed that the installation is to be in the \$X86INSTALLDIR folder. Apart from checking if the host has all the support required for the build, the configure may also set up some variables sensitive to the target, and may even generate some files that are target specific. In particular the Makefile that will build the entire target specific binutils is generated towards the end of its run.

3. make > i386-make.stdout 2> i386-make.stderr

Using the Makefile generated by configure, this command is the main workhorse that builds the software system. Usually it compiles and links the programs. At times it also generates target specific files. Both these are critical to our study below.

4. make install > i386-install.stdout 2> i386-install.stderr

This command installs the binaries, libraries and any header files generated by the build in the required directory hierarchy below the \$X86INSTALLDIR folder.

Similarly for the SPARC build we have in summary:

- 1. cd BINUTILS-SOURCES-FOR-SPARC: change to the folder where we have the pristine binutils sources to be built for the SPARC.
- 2. ./configure --prefix=\$SPARCINSTALLDIR --target=sparc-linux-gnu > sparc-configure.stdout 2> sparc-configure.stderr
- 3. make > sparc-make.stdout 2> sparc-make.stderr
- 4. make install > sparc-install.stdout 2> sparc-install.stderr

The configure sequence of configuring over the folders in binutils is:

- 1. Configuring in ./intl
- 2. Configuring in ./libiberty
- 3. Configuring in ./bfd
- 4. Configuring in ./opcodes
- 5. Configuring in ./binutils
- 6. Configuring in ./etc
- 7. Configuring in ./gas
- 8. Configuring in ./gprof
- 9. Configuring in ./ld

Assuming a successful build our main source of study of the build process are the *.stdout files. Study of these files yields the following sequence:

- 1. Configuring in ./intl
- 2. Configuring in ./libiberty
- 3. Configuring in ./bfd
- 4. The files created during configure in bfd/ are:
 - (a) config.status: creating Makefile
 - (b) config.status: creating doc/Makefile
 - (c) config.status: creating bfd-in3.h:

- (d) config.status: creating po/Makefile.in
- (e) config.status: creating config.h
- 5. Building the libiberty library. The build process configures in bfd before it enters the libiberty to build this library. C files that contribute to this are:
 regex.c, cplus-dem.c, cp-demangle.c, md5.c, sha1.c, alloca.c, argv.c, choose-temp.c, concat.c, cp-demint.c, crc32.c, dyn-string.c, fdmatch.c, fibheap.c, filename_cmp.c, floatformat.c, fnmatch.c, fopen_unlocked.c, getopt.c, getopt1.c, getpwd.c, getruntime.c, hashtab.c, hex.c, lbasename.c, lrealpath.c, make-relative-prefix.c, make-temp-file.c, objalloc.c, obstack.c, partition.c, pexecute.c, physmem.c, pex-common.c, ne.c, ne.c, pex-unix.c, safe-ctype.c, bject.c, bject.c, bject-coff.c, bject-elf.c, bject-elf.c, bject-mach, bject-mach, sort.c, spaces.c, splay-tree.c, stack-limit.c, strerror.c, strsignal.c, rdinary.c, rdinary.c, xatexit.c, xexit.c, xmalloc.c, xmemdup.c, xstrdup.c, xstrerror.c, xstrndup.c, setproctitle.c After removing any previous libiberty library files, the libiberty library is built afresh using ar and ranlib. Also a list of these object files is collected in the file required-list.
- 6. Building in bfd.

The sequence here is:

- (a) Create bfdver.h
- (b) Create elf32-target.h: Commands sequence is: rm -f elf32-target.h, sed -e s/NN/32/g < ./elfxx-target.h > elf32-target.new, mv -f elf32-target.new elf32-target.h.
- (c) Create elf64-target.h: Commands sequence is: rm -f elf64-target.h, sed -e s/NN/64/g < ./elfxx-target.h > elf64-target.new, mv -f elf64-target.new elf64-target.h.
- (d) Create targmatch.h: Commands sequence is: rm -f targmatch.h, sed -f ./targmatch.sed < ./config.bfd > targmatch.new, mv -f targmatch.new targmatch.h.
- (e) Build the BFD specific documentation. We skip these details.
- (f) Create bfd.h. Commands sequence is: rm -f bfd-tmp.h, cp bfd-in3.h bfd-tmp.h, /bin/bash ./../move-if-change bfd-tmp.h bfd.h, rm -f bfd-tmp.h, touch stmp-bfd-h,

bfd/aoutf1.h	A.out "format 1" file	e handlir	g code for BF	D.	
bfd/aout-sparcle.c	BFD backend for sparc little-endian aout binaries.				
bfd/aoutx.h	BFD semi-generic back-end for a out binaries.				
bfd/archures.c	BFD library support routines for architectures.				
				ble access to object files. This fi	le
	is automatically generated from				
	"bfd-in.h" "init.		"opncls.c"	\neg	
	"libbfd.c" "bfdi		"bfdwin.c"		
bfd/bfd-in2.h		ures.c"	"reloc.c"		
and and main	"syms.c" "bfd.		"archive.c"		
		ets.c"	"format.c"		
	"linker.c" "simp		"compress.c"		
	Run "make headers	•	-		
bfd/bfd-in.h				ole access to object files.	_
bfd/bfd.m4	This file was derived			one decess to object mes.	
bfd/cf-sparclynx.c	BFD back-end for S			les.	
bfd/coffcode.h				F variants, for BFD.	
bfd/coff-sparc.c	BFD back-end for S	-		i variants, for Di D.	
bfd/coff-tic4x.c	BFD back-end for T	-		96	
bfd/coff-tic54x.c	BFD back-end for T				
bid/con-tico4x.c				nost type. Set shell variable tar	ro
					٠.6
	to canonical target name, and run using ". config.bfd". Sets the following shell variables:				
	targ_defvec		vector for thi	is target	
	targ_selvecs		s to build for t	~	
bfd/config.bfd				enable-64-bit-bfd is given	
	targ64_selvecs				
	targ_archs	Archite	st is 64 bit. ectures for this	starget	
	targ_cflags			arget (FIXME: pretty bogus)	
	targ_underscore	Wheth	er underscores	are used: yes or no	
bfd/configure	Guess values for sys	tem-depe	endent variable	es and create Makefiles.	
bfd/configure.in	Process this file with	autoco:	of to produce a	a configure script.	
bfd/cpu-sparc.c	BFD support for the	e SPARC	architecture.		
bfd/elf32-cris.c	CRIS-specific suppo	rt for 32	bit ELF. In co	omment.	
bfd/elf32-m68hc1x.h	Motorola 68HC11/6	8HC12-s	pecific support	t for 32-bit ELF. In comment.	
bfd/elf32-sparc.c	SPARC-specific supp				
bfd/elf64-ajit.c	SPARC-specific supp	-			
bfd/elf64-sparc.c	SPARC-specific supp	-			
bfd/elf-bfd.h	BFD back-end data			s.	
bfd/elf.c	ELF executable sup				
bfd/elfcode.h	ELF executable sup	-			
bfd/elfxx-sparc.c	SPARC-specific supp	-			
bfd/elfxx-sparc.h	SPARC ELF specific	-			
bfd/freebsd.h	BFD back-end defin			BSD targets.	
bfd/libaout.h	BFD back-end data			_	
,				entation*. (This include file	is
	not for users of the	-		s automatically generated from	
/		it.c"	"libbfd.c"		
bfd/libbfd.h		dwin.c"	"cache.c"	Run "make headers" in you	ıır l
		chures.c"		light make neaders in you	ULI.
	build bfd/ to regenerate.				
	band bra/ to regene	rate.			

Table 4.1: List of files in binutils/bfd that contain the word "sparc". Continued in Table 4.2.

bfd/lynx-core.c	BFD back end for Lynx core files
bfd/mach-o.c	Mach-O support for BFD.
bfd/Makefile.am	Process this file with automake to generate Makefile.in
bfd/Makefile.in	Makefile.in generated by automake 1.11.1 from Makefile.am.
bfd/mipsbsd.c	BFD backend for MIPS BSD (a.out) binaries.
bfd/netbsd-core.c	BFD back end for NetBSD style core files
bfd/nlm32-sparc.c	Support for 32-bit SPARC NLM (NetWare Loadable Module)
bfd/pdp11.c	BFD back-end for PDP-11 a.out binaries.
bfd/reloc.c	BFD support for handling relocation entries.
bfd/sparclinux.c	BFD back-end for linux flavored sparc a.out binaries.
bfd/sparclynx.c	BFD support for Sparc binaries under LynxOS.
bfd/sparcnetbsd.c	BFD back-end for NetBSD/sparc a.out-ish binaries.
bfd/sunos.c	BFD backend for SunOS binaries.
bfd/targets.c	Generic target-file-type support for the BFD library.

Table 4.2: Continued from Table 4.1. List of files in binutils/bfd that contain the word "sparc".

bfd/archures.c	VOC
	yes
bfd/config.bfd	yes
bfd/cpu-sparc.c	yes
bfd/elf32-sparc.c	yes
bfd/elf-bfd.h	yes
bfd/elf.c	yes
bfd/elfcode.h	yes
bfd/elfxx-sparc.c	yes
bfd/elfxx-sparc.h	yes
bfd/targets.c	yes
bfd/bfd-in2.h	maybe
bfd/bfd-in.h	maybe
bfd/bfd.m4	maybe
bfd/configure	maybe
bfd/configure.in	maybe
bfd/elf64-ajit.c	maybe
bfd/elf64-sparc.c	maybe
bfd/freebsd.h	maybe
bfd/libbfd.h	maybe
bfd/Makefile.am	maybe
bfd/Makefile.in	maybe
bfd/nlm32-sparc.c	maybe
bfd/reloc.c	maybe

Table 4.3: List of files in binutils/bfd that contain the word "sparc" and are possible candidate files for the AJIT port.

bfd/archures.c (y)	BFD library support routines for architectures.			
7	Main header file for the bfd library: portable access to object files. This file			
	is automatically generated from			
	"bfd-in.h" "init.c" "opncls.c"			
	"libbfd.c" "bfdio.c" "bfdwin.c"			
bfd/bfd-in2.h (m)	"section.c" "archures.c" "reloc.c"			
	"syms.c" "bfd.c" "archive.c"			
	"corefile.c" "targets.c" "format.c"			
	"linker.c" "simple.c" "compress.c"			
	Run "make headers" in your build bfd/ to regenerate.			
bfd/bfd-in.h (m)	Main header file for the bfd library: portable access to object files.			
bfd/bfd.m4 (m)	This file was derived from acinclude.m4.			
	Convert a canonical host type into a BFD host type. Set shell variable target			
	to canonical target name, and run using ". config.bfd".			
	Sets the following shell variables:			
	targ_defvec Default vector for this target			
bfd/config.bfd (y)	targ_selvecs Vectors to build for this target			
bid/comig.bid (y)	targ64_selvecs Vectors to build ifenable-64-bit-bfd is given			
	targ_archs or if host is 64 bit. Architectures for this target			
	targ_cflags \$(CFLAGS) for this target (FIXME: pretty bogus)			
	targ_underscore Whether underscores are used: yes or no			
bfd/configure (m)	Guess values for system-dependent variables and create Makefiles.			
bfd/configure.in (m)	Process this file with autoconf to produce a configure script.			
bfd/cpu-sparc.c (y)	BFD support for the SPARC architecture.			
bfd/elf32-sparc.c (y)	SPARC-specific support for 32-bit ELF.			
bfd/elf64-ajit.c (m)	SPARC-specific support for 64-bit ELF			
bfd/elf64-sparc.c (m)	SPARC-specific support for 64-bit ELF			
bfd/elf-bfd.h (y)	BFD back-end data structures for ELF files.			
bfd/elf.c (y)	ELF executable support for BFD.			
bfd/elfcode.h (y)	ELF executable support for BFD.			
bfd/elfxx-sparc.c (y)	SPARC-specific support for ELF.			
bfd/elfxx-sparc.h (y)	SPARC ELF specific backend routines.			
bfd/freebsd.h (m)	BFD back-end definitions used by all FreeBSD targets.			
()	Declarations used by bfd library *implementation*. (This include file is			
	not for users of the library.) This file is automatically generated from			
1 61/1:11 611 /	"libbfd-in.h" "init.c" "libbfd.c"			
bfd/libbfd.h (m)	"bfdio.c" "bfdwin.c" "cache.c" Run "make headers" in your			
	"reloc.c" "archures.c" "elf.c"			
	build bfd/ to regenerate.			
bfd/Makefile.am (m)	Process this file with automake to generate Makefile.in			
bfd/Makefile.in (m)	Makefile.in generated by automake 1.11.1 from Makefile.am.			
bfd/nlm32-sparc.c (m)	Support for 32-bit SPARC NLM (NetWare Loadable Module)			
bfd/reloc.c (m)	BFD support for handling relocation entries.			
bfd/targets.c (y)	Generic target-file-type support for the BFD library.			

Table 4.4: List of files in binutils/bfd that contain the word "sparc" and are possible candidate files for the AJIT port.

1 C 1 / 1C 1 C 1 1			
bfd/elf-bfd.h	01	BFD back-end data structures for ELF files.	yes
bfd/elf.c	02	ELF executable support for BFD.	yes
bfd/elfcode.h	03	ELF executable support for BFD. External to internal conversions.	yes
bfd/elfxx-sparc.c	04	SPARC-specific support for ELF.	yes
bfd/elfxx-sparc.h	05	SPARC ELF specific backend routines.	yes
bfd/libbfd.h	06	Declarations used by bfd library; generated file, see source files	yes
bfd/targets.c	07	Generic target-file-type support for the BFD library.	yes
bfd/reloc.c	08	BFD support for handling relocation entries.	yes
bfd/elf32-sparc.c	09	SPARC-specific support for 32-bit ELF.	ves
bfd/cpu-sparc.c	10	BFD support for the SPARC architecture.	yes
bfd/archures.c	11	BFD library support routines for architectures.	ves
,	12	v 11	ves
	13		ves
,	14		ves
,	21	This file was derived from acinclude.m4. To Check	maybe
,	22	Process this file with autoconf to produce a configure script.	maybe
, –	22		no
,	22	Ÿ	maybe
, -	22		no
, –		/	no
,	23	v S	no
, –	23	· -	no
,			no
bfd/config.bfd bfd/bfd-in2.h bfd/bfd-in.h bfd/bfd-in.h bfd/configure.in bfd/Makefile.am bfd/elf64-ajit.c bfd/nlm32-sparc.c bfd/freebsd.h bfd/configure bfd/Makefile.in bfd/elf64-sparc.c	13 14 21 22 22 22 22 22 23	Convert a canonical host type into a BFD host type. Main header file for the bfd library: portable & generated Main header file for the bfd library: portable This file was derived from acinclude.m4. To Check Process this file with autoconf to produce a configure script. Process this file with automake to generate Makefile.in SPARC-specific support for 64-bit ELF - to DENY 64 bit support Support for 32-bit SPARC NLM (NetWare Loadable Module) BFD back-end definitions used by all FreeBSD targets. Guess values for system-dependent variables and Makefile.in generated by automake 1.11.1 from Makefile.am. SPARC-specific support for 64-bit ELF	yes may may no may no no no no

Table 4.5: List of files in binutils/bfd that contain the word "sparc" and that are possible candidate files for the AJIT port along with their number in the sequence of modifications.