Bit Vector Data Flow Frameworks

Uday Khedker

(www.cse.iitb.ac.in/~uday)

Department of Computer Science and Engineering, Indian Institute of Technology, Bombay



Jul 2015

Part 1

About These Slides

Bit Vector Frameworks: About These Slides

CS 618

IIT Bombay and have been made available as teaching material accompanying the book:

 Uday Khedker, Amitabha Sanyal, and Bageshri Karkare. Data Flow Analysis: Theory and Practice. CRC Press (Taylor and Francis Group). 2009.

Apart from the above book, some slides are based on the material from the following books

- M. S. Hecht. Flow Analysis of Computer Programs. Elsevier North-Holland Inc. 1977.
- F. Nielson, H. R. Nielson, and C. Hankin. *Principles of Program Analysis*. Springer-Verlag. 1998.

These slides are being made available under GNU FDL v1.2 or later purely for academic or research use.


Outline

- Live Variables Analysis
- Observations about Data Flow Analysis
- Available Expressions Analysis
- Anticipable Expressions Analysis
- Reaching Definitions Analysis
- Common Features of Bit Vector Frameworks
- Partial Redundancy Elimination


Part 2

Live Variables Analysis


A variable v is live at a program point p, if some path from p to program exit contains an r-value occurrence of v which is not preceded by an l-value occurrence of v.



A variable v is live at a program point p, if some path from p to program exit contains an r-value occurrence of v which is not preceded by an l-value occurrence of v.




A variable v is live at a program point p, if some path from p to program exit contains an r-value occurrence of v which is not preceded by an l-value occurrence of v.



3/101


Defining Live Variables Analysis


A variable v is live at a program point p, if some path from p to program exit contains an r-value occurrence of v which is not preceded by an l-value occurrence of v.




A variable v is live at a program point p, if some path from p to program exit contains an r-value occurrence of v which is not preceded by an l-value occurrence of v.

Path based specification






Bit Vector Frameworks: Live Variables Analysis






4/101

CS 618




4/101




Bit Vector Frameworks: Live Variables Analysis

4/101



Jul 2015 **IIT Bombay**



4/101

Bit Vector Frameworks: Live Variables Analysis

CS 618

```
Gen_n = \{ v \mid \text{variable } v \text{ is used in basic block } n \text{ and is not preceded by a definition of } v \}
Kill_n = \{ v \mid \text{basic block } n \text{ contains a definition of } v \}
```

Jul 2015 IIT Bombay



5/101

CS 618 Bit Vector Frameworks: Live Variables Analysis 5/101

Local Data Flow Properties for Live Variables Analysis

```
r-value occurrence

Value is only read, e.g. x,y,z in


x.sum = y.data + z.data

Gen_n = \{ v \mid \text{variable } v \text{ is used in basic block } n \text{ and is not preceded by a definition of } v \}
Kill_n = \{ v \mid \text{basic block } n \text{ contains a definition of } v \}
```

Jul 2015 IIT Bombay




Local Data Flow Properties for Live Variables Analysis



Jul 2015 IIT Bombay







Jul 2015 **IIT Bombay**


Local Data Flow Properties for Live Variables Analysis

5/101




Jul 2015 IIT Bombay





6/101



6/101

CS 618

Data Fion Equations For Live Variables Finallysis

Bit Vector Frameworks: Live Variables Analysis

7/101

$$In_n = (Out_n - Kill_n) \cup Gen_n$$
 $Out_n = \begin{cases} Bl & n \text{ is } End \text{ block} \\ \bigcup_{s \in succ(n)} In_s & \text{otherwise} \end{cases}$


Jul 2015 IIT Bombay

Data Flow Equations For Live Variables Analysis

7/101

$$In_n = (Out_n - Kill_n) \cup Gen_n$$
 $Out_n = \begin{cases} BI & n \text{ is } End \text{ block} \\ \bigcup_{s \in succ(n)} In_s & \text{ otherwise} \end{cases}$

• In_n and Out_n are sets of variables



$$In_n = (Out_n - Kill_n) \cup Gen_n$$
 $Out_n = \begin{cases} BI & n \text{ is } End \text{ block} \\ \bigcup_{s \in succ(n)} In_s & \text{otherwise} \end{cases}$

• In_n and Out_n are sets of variables

CS 618

Jul 2015

- BI is boundary information representing the effect of calling contexts
 - ▶ ∅ for local variables except for the values being returned
 - ► set of global variables used further in any calling context (can be safely approximated by the set of all global variables)

IIT Bombay

Bit Vector Frameworks: Live Variables Analysis

 $In_{4} = (Out_{4} - Kill_{4}) \cup Gen_{4}$ $Out_4 = In_5$ $In_5 = (Out_5 - Kill_5) \cup Gen_5$ $Out_5 = In_6$

 $In_6 = (Out_6 - Kill_6) \cup Gen_6$

 $Out_3 = In_2$

 $Out_6 = In_7$

8/101

 $In_7 = (Out_7 - Kill_7) \cup Gen_7$ $Out_7 = \emptyset$ IIT Bombay

CS 618

 $Out_5 = In_6$

 $Out_6 = In_7$

 $Out_7 = \emptyset$

 $In_6 = (Out_6 - Kill_6) \cup Gen_6$

Bit Vector Frameworks: Live Variables Analysis Data Flow Equations for Our Example

y = y.lptrz.sum = x.data + y.data

 $In_7 = (Out_7 - Kill_7) \cup Gen_7$

8/101

CS 618

 $Out_4 = In_5$

 $Out_5 = In_6$

 $Out_6 = In_7$

Bit Vector Frameworks: Live Variables Analysis Data Flow Equations for Our Example

CS 618

 $In_5 = (Out_5 - Kill_5) \cup Gen_5$ $In_6 = (Out_6 - Kill_6) \cup Gen_6$

 $In_7 = (Out_7 - Kill_7) \cup Gen_7$

8/101

 $Out_7 = \emptyset$ Jul 2015 IIT Bombay

 $Out_5 = In_6$

 $Out_7 = \emptyset$

Bit Vector Frameworks: Live Variables Analysis

Data Flow Equations for Our Example

 $In_6 = (Out_6 - Kill_6) \cup Gen_6$ $Out_6 = In_7$ $In_7 = (Out_7 - Kill_7) \cup Gen_7$

Jul 2015

CS 618

8/101

 $Out_5 = In_6$

 $Out_6 = In_7$

Bit Vector Frameworks: Live Variables Analysis Data Flow Equations for Our Example

4
$$y = x.lptr$$
 $x = x.rptr$ 3

5 $z = New \ class_of_z$

6 $y = y.lptr$
 $z.sum = x.data + y.data$

 $In_6 = (Out_6 - Kill_6) \cup Gen_6$

IIT Bombay

8/101

 $In_7 = (Out_7 - Kill_7) \cup Gen_7$ $Out_7 = \emptyset$

CS 618

Bit Vector Frameworks: Live Variables Analysis Data Flow Equations for Our Example

CS 618

8/101

 $In_6 = (Out_6 - Kill_6) \cup Gen_6$

 $In_7 = (Out_7 - Kill_7) \cup Gen_7$

 $Out_6 = In_7$

 $Out_7 = \emptyset$ Jul 2015 IIT Bombay

z.sum = x.data + y.data

 $Out_6 = In_7$

 $Out_7 = \emptyset$

Bit Vector Frameworks: Live Variables Analysis Data Flow Equations for Our Example


 $In_7 = (Out_7 - Kill_7) \cup Gen_7$

8/101


z.sum = x.data + y.data

CS 618

Performing Live Variables Analysis




Performing Live Variables Analysis




9/101

Performing Live Variables Analysis




Performing Live Variables Analysis



Jul 2015

Performing Live Variables Analysis



CS 618 Bit Vector Frameworks: Live Variables Analysis 9/101 **Performing Live Variables Analysis** Ignoring max be- $\{x\}$ $Gen = \{x\}, Kill = \{w\}$ cause we are doing analysis for pointer $\{x\}$ W = Xvariables w, x, y, z $\{x\}$ $Gen = \{x\}, Kill \neq \emptyset$ while (x.data < max)

{*x*} {*x*} {*x*} $Gen = \{x\}, Kill = \{y\}$ $Gen = \{x\}, Kill = \{x\}$ y = x.lptrx = x.rptr $\{x,y\}$ Ø $\{x, y\}$ $Gen = \emptyset$, $Kill = \{z\}$ Traversal $z = New class_of_z$ $\{x, y, z\}$ $\{x, y, z\}$ $Gen = \{y\}, Kill = \{y\}$ y = y.lptr $\{x, y, z\}$ $\{x, y, z\}$ $Gen = \{x, y, z\}, Kill = \emptyset$ Iteration #1 z.sum = x.data + y.dataØ

IIT Bombay

Performing Live Variables Analysis Ignoring max be- $\{x\}$ $\{x\}$ $Gen = \{x\}, Kill = \{w\}$ cause we are doing analysis for pointer {*x*} {*x*}

Bit Vector Frameworks: Live Variables Analysis

variables w, x, y, z {*x*} $\{x\}$ $Gen = \{x\}, Kill \neq \emptyset$ while (x.data < max){*x*} $\{x\}$ {*x*} {*x*} {*x*} $\{x\}$ $Gen = \{x\}, Kill = \{y\}$ $Gen = \{x\}, Kill = \{x\}$ y = x.lptrx = x.rptr $\{x\}$ $\{x,y\}$ $\{x,y\}$ \emptyset $\{x, y\}$ $\{x, y\}$ $Gen = \emptyset$, $Kill = \{z\}$ Traversal $z = New class_of_z$ $\{x, y, z\}$ $\{x, y, z\}$ $\{x, y, z\}$ $\{x, y, z\}$ $Gen = \{y\}, Kill = \{y\}$ y = y.lptr $\{x, y, z\}$ $\{x, y, z\}$ $\{x, y, z\}$ $\{x, y, z\}$ $Gen = \{x, y, z\}, Kill = \emptyset$ Iteration #2 z.sum = x.data + y.dataØ


CS 618

IIT Bombay

9/101

Performing Live Variables Analysis

Local data flow properties when basic blocks contain multiple statements



IIT Bombay

Bit Vector Frameworks: Live Variables Analysis

11/101

Gen_n: Use not preceded by definition

 $In_n = Gen_n \cup (Out_n - Kill_n)$

CS 618

• $Kill_n$: Definition anywhere in a block

Jul 2015 IIT Bombay

Bit Vector Frameworks: Live Variables Analysis

$$In_n = Gen_n \cup (Out_n - Kill_n)$$

Upwards exposed use

Gen_n: Use not preceded by definition

CS 618

Kill_n: Definition anywhere in a block

Stop the effect from being propagated across a block

Jul 2015 IIT Bombay



11/101

Local Data Flow Properties for Live Variables Analysis

Case	Local Inf	ormation	Example	Explanation
1	v ∉ Gen _n	v ∉ Kill _n		
2	$v \in Gen_n$	v ∉ Kill _n		
3	v ∉ Gen _n	$v \in Kill_n$		
4	$v \in \mathit{Gen}_n$	$v \in Kill_n$		

Local Data Flow Properties for Live Variables Analysis

Case	Local Inf	ormation	Example	Explanation
1	v ∉ Gen _n	v ∉ Kill _n	$ \begin{array}{l} a = b + c \\ b = c * d \end{array} $	liveness of <i>v</i> is unaffected by the basic block
2	$v \in Gen_n$	v ∉ Kill _n	$ \begin{array}{l} a = b + c \\ b = v * d \end{array} $	v becomes live before the basic block
3	v ∉ Gen _n	$v \in Kill_n$	$ \begin{aligned} a &= b + c \\ v &= c * d \end{aligned} $	v ceases to be live before the basic block
4	$v \in \mathit{Gen}_n$	$v \in Kill_n$	$ \begin{aligned} a &= v + c \\ v &= c * d \end{aligned} $	liveness of v is killed but v becomes live before the basic block

IIT Bombay

Bit Vector Frameworks: Live Variables Analysis

13/101

CS 618

- Used for register allocation
 If variable x is live in a basic block b, it is a potential candidate for
- register allocation



Bit Vector Frameworks: Live Variables Analysis

Using Data Flow Information of Live Variables Analysis


13/101

CS 618

- Used for register allocation
 If variable x is live in a basic block b, it is a potential candidate for register allocation
- Used for dead code elimination


 If variable x is not live after an assignment $x = \ldots$, then the assignment is redundant and can be deleted as dead code

Jul 2015 IIT Bombay




		-			
Loc	Local Data Flow Information				
	Gen Kill				
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a,n\}$	Ø			
n3	{a}	{a}			
n4	{a}	Ø			
n5	$\{a,b,c\}$	$\{a,t1\}$			
n6	Ø	Ø			

Jul 2015 **IIT Bombay**




Loc	Local Data Flow Information				
	Gen	Kill			
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a,n\}$	Ø			
n3	{a}	{a}			
n4	{a}	Ø			
n5	$\{a,b,c\}$	$\{a,t1\}$			
n6	Ø	Ø			

	Global Data Flow Information					
	Iteration #1		Iteration #2			
	Out	In	Out	In		
n6	Ø	Ø				
n5	Ø	$\{a,b,c\}$				
n4	$\{a,b,c\}$	$\{a,b,c\}$				
n3	Ø	{a}				
n2	$\{a,b,c\}$	$\{a,b,c,n\}$				
n1	$\{a, b, c, n\}$	Ø				




Loc	Local Data Flow Information				
	Gen Kill				
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a,n\}$	Ø			
n3	{a}	{a}			
n4	{a}	Ø			
n5	$\{a,b,c\}$	$\{a,t1\}$			
n6	Ø	Ø			

	Global Data Flow Information					
	Iteration #1		Iteration #2			
	Out	In	Out	In		
n6	Ø	Ø	Ø	Ø		
n5	Ø	$\{a,b,c\}$	Ø	$\{a,b,c\}$		
n4	$\{a,b,c\}$	$\{a,b,c\}$	$\{a,b,c\}$	$\{a,b,c\}$		
n3	Ø	{a}	$\{a,b,c,n\}$	$\{a,b,c,n\}$		
n2	$\{a,b,c\}$	$\{a,b,c,n\}$	$\{a,b,c,n\}$	$\{a,b,c,n\}$		
n1	$\{a,b,c,n\}$	Ø	$\{a,b,c,n\}$	Ø		



Loc	Local Data Flow Information				
	Gen	Kill			
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a,n\}$	Ø			
n3	{a}	{a}			
n4	{a}	Ø			
n5	$\{a,b,c\}$	$\{a,t1\}$			
n6	Ø	Ø			

	Global Data Flow Information					
	Iteration #1		Iteration #2			
	Out	In	Out	In		
n6	Ø	Ø	Ø	Ø		
n5	Ø	$\{a,b,c\}$	Ø	$\{a,b,c\}$		
n4	$\{a,b,c\}$	$\{a,b,c\}$	$\{a,b,c\}$	$\{a,b,c\}$		
n3	Ø	{a}	$\{a,b,c,n\}$	$\{a,b,c,n\}$		
n2	$\{a,b,c\}$	$\{a,b,c,n\}$	$\{a,b,c,n\}$	$\{a,b,c,n\}$		
n1	$\{a,b,c,n\}$	Ø	$\{a,b,c,n\}$	Ø		



•••					
Loc	Local Data Flow Information				
	Gen	Kill			
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a,n\}$	Ø			
n3	{ a}	{a}			
n4	{ a}	Ø			
n5	$\{a,b\}$	$\{t1\}$			
n6	Ø	Ø			


IIT Bombay

15/101

15/101

Bit Vector Frameworks: Live Variables Analysis

Tutorial Problem 1: Round #2 of Dead Code Elimination




Local Data Flow Information				
	Gen	Kill		
n1	Ø	$\{a,b,c,n\}$		
n2	$\{a,n\}$	Ø		
n3	{ a}	{a}		
n4	{ a}	Ø		
n5	$\{a,b\}$	$\{t1\}$		
n6	Ø	Ø		

	Global Data Flow Information					
	Iteration #1		Iteration #2			
	Out	In	Out	In		
n6	Ø	Ø				
n5	Ø	$\{a,b\}$				
n4	$\{a,b\}$	$\{a,b\}$				
n3	Ø	{a}				
n2	$\{a,b\}$	$\{a,b,n\}$				
n1	$\{a \ b \ n\}$	Ø				

15/101

Tutorial Problem 1: Round #2 of Dead Code Elimination




Loca	Local Data Flow Information				
	Gen	Kill			
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a,n\}$	Ø			
n3	{ a}	{a}			
n4	{ a}	Ø			
n5	$\{a,b\}$	$\{t1\}$			
n6	Ø	Ø			

	Global Data Flow Information					
	Iteratio	on #1	Iteration #2			
	Out	In	Out	In		
n6	Ø	Ø	Ø	Ø		
n5	Ø	$\{a,b\}$	Ø	$\{a,b\}$		
n4	$\{a,b\}$	$\{a,b\}$	$\{a,b\}$	$\{a,b\}$		
n3	Ø	{a}	$\{a,b,n\}$	$\{a,b,n\}$		
n2	$\{a,b\}$	$\{a,b,n\}$	$\{a,b,n\}$	$\{a,b,n\}$		
n1	$\{a,b,n\}$	Ø	$\{a,b,n\}$	Ø		


Bit Vector Frameworks: Live Variables Analysis

Tutorial Problem 1: Round #2 of Dead Code Elimination



Local Data Flow Information				
	Gen	Kill		
n1	Ø	$\{a,b,c,n\}$		
n2	$\{a,n\}$	Ø		
n3	{ a}	{a}		
n4	{ a}	Ø		
n5	$\{a,b\}$	$\{t1\}$		
n6	Ø	Ø		


	Global Data Flow Information					
	Iteratio	on #1	Iteration #2			
	Out In		Out	In		
n6	Ø	Ø	Ø	Ø		
n5	Ø	$\{a,b\}$	Ø	$\{a,b\}$		
n4	$\{a,b\}$	$\{a,b\}$	$\{a,b\}$	$\{a,b\}$		
n3	Ø	{a}	$\{a,b,n\}$	$\{a,b,n\}$		
n2	$\{a,b\}$	$\{a,b,n\}$	$\{a,b,n\}$	$\{a,b,n\}$		
n1	$\{a,b,n\}$	Ø	$\{a,b,n\}$	Ø		



Loc	Local Data Flow Information					
	Gen	Kill				
n1	Ø	$\{a,b,c,n\}$				
n2	$\{a,n\}$	Ø				
n3	{a}	{a}				
n4	{a}	Ø				
n5	Ø	Ø				
n6	Ø	Ø				


IIT Bombay

16/101




Local Data Flow Information				
	Gen	Kill		
n1	Ø	$\{a,b,c,n\}$		
n2	$\{a, n\}$	Ø		
n3	{a}	{a}		
n4	{a}	Ø		
n5	Ø	Ø		
n6	Ø	Ø		

Gl	lobal Da	ata Flov	v Inform	ation
	Iteration	on #1	Iteration #2	
	Out	In	Out	In
n6	Ø	Ø		
n5	Ø	Ø		
n4	Ø	{a}		
n3	Ø	{a}		
n2	{a}	$\{a,n\}$		
n1	$\{a, n\}$	Ø		



Loc	Local Data Flow Information				
	Gen	Kill			
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a, n\}$	Ø			
n3	{ <i>a</i> }	{ <i>a</i> }			
n4	{ <i>a</i> }	Ø			
n5	Ø	Ø			
n6	Ø	Ø			

G	lobal Data Flow Information				
	Iteratio	on #1	Iteration	on #2	
	Out	In	Out	In	
n6	Ø	Ø	Ø	Ø	
n5	Ø	Ø	Ø	Ø	
n4	Ø	{a}	Ø	{a}	
n3	Ø	{a}	$\{a,n\}$	$\{a,n\}$	
n2	{a}	$\{a,n\}$	$\{a,n\}$	$\{a,n\}$	
n1	$\{a, n\}$	Ø	$\{a, n\}$	Ø	



Local Data Flow Information					
	Gen	Kill			
n1	Ø	$\{a,b,c,n\}$			
n2	$\{a, n\}$	Ø			
n3	{a}	{a}			
n4	{ <i>a</i> }	Ø			
n5	Ø	Ø			
n6	Ø	Ø			

G	lobal Data Flow Information				
	Iteratio	on #1	Iteration #2		
	Out	In	Out	In	
n6	Ø	Ø	Ø	Ø	
n5	Ø	Ø	Ø	Ø	
n4	Ø	{a}	Ø	{a}	
n3	Ø	{a}	$\{a, n\}$	$\{a, n\}$	
n2	{a}	$\{a,n\}$	$\{a,n\}$	$\{a,n\}$	
n1	$\{a, n\}$	Ø	$\{a, n\}$	Ø	

Jul 2015 IIT Bombay

Part 3

Some Observations

Bit Vector Frameworks: Some Observations

What Does Data Flow Analysis Involve?

Formulating the analysis.

• Defining the analysis.

CS 618

• Performing the analysis.

17/101

Jul 2015 **IIT Bomba** Bit Vector Frameworks: Some Observations

What Does Data Flow Analysis Involve?

- Defining the analysis. Define the properties of execution paths

Formulating the analysis.

Performing the analysis.

IIT Bombay

17/101

Jul 2015

CS 618

What Does Data Flow Analysis Involve?

Bit Vector Frameworks: Some Observations

- Defining the analysis. Define the properties of execution paths
- Formulating the analysis. Define data flow equations
 - ► Linear simultaneous equations on sets rather than numbers
 - ► Later we will generalize the domain of values
- Performing the analysis.



What Does Data Flow Analysis Involve?

- Defining the analysis. Define the properties of execution paths
- Formulating the analysis. Define data flow equations
 - ▶ Linear simultaneous equations on sets rather than numbers
 - ► Later we will generalize the domain of values
- Performing the analysis. Solve data flow equations for the given program flow graph



What Does Data Flow Analysis Involve?

- Defining the analysis. Define the properties of execution paths
- Formulating the analysis. Define data flow equations
 - ► Linear simultaneous equations on sets rather than numbers
 - ► Later we will generalize the domain of values
- Performing the analysis. Solve data flow equations for the given program flow graph
- Many unanswered questions
 Initial value? Termination? Complexity? Properties of Solutions?



Equations

Bit Vector Frameworks: Some Observations

• Simultaneous equations represented in the form of the product of a matrix of coefficients (A) with the vector of unknowns (x)

$$Ax = b$$

- Start with approximate values
- Compute new values repeatedly from old values
- Two classical methods
 - ► Gauss-Seidel Method (Gauss: 1823, 1826), (Seidel: 1874)
 - ▶ Jacobi Method (Jacobi: 1845)

IIT Bombay

18/101

CS 618

19/101

CS 618

Simultaneous Equations

Bit Vector Frameworks: Some Observations

Solution

4 <i>x</i> 4 <i>y</i>	= =	x + y + 32 y + z + 32 z + w + 32 w + x + 32	w = x = y = z = 16
4 <i>z</i>	=	w + x + 32	

Equations

Rewrite the equations to define w, x, y, and z

$$x = 0.25y + 0.25z + 8$$

$$y = 0.25z + 0.25w + 8$$

$$z = 0.25w + 0.25x + 8$$

= 0.25x + 0.25y + 8

- Assume some initial values of w_0, x_0, y_0 , and z_0
- Compute w_i, x_i, y_i , and z_i within some margin of error

IIT Bomb

Equations

Bit Vector Frameworks: Some Observations

Initial Values | Error Margin

20/101

		Equations	initiai vaiues	Error iviargin
W	=	0.25x + 0.25y + 8	$w_0 = 24$	
X	=	0.25y + 0.25z + 8	$x_0 = 24$	0.25
у	=	0.25z + 0.25w + 8	$y_0 = 24$	0.25
Z	=	0.25w + 0.25x + 8	$z_0 = 24$	
				•

Iteration 1	Iteration 2	Iteration 3
	T	

Iteration 4	Iteration 5

A Digression: Gauss-Seidel Method

20/101

Equations	Initial Values	Error Margin
w = 0.25x + 0.25y + 8	$w_0 = 24$	_
x = 0.25y + 0.25z + 8	$x_0 = 24$	0.25
y = 0.25z + 0.25w + 8	$y_0 = 24$	0.23
z = 0.25w + 0.25x + 8	$z_0 = 24$	
·		•

Iteration 1	Iteration 2	Iteration 3
$w_1 = 6 + 6 + 8 = 20$ $x_1 = 6 + 6 + 8 = 20$ $y_1 = 6 + 6 + 8 = 20$ $z_1 = 6 + 6 + 8 = 20$		

Iteration 4	Iteration 5

Jul 2015 IIT Bombay

A Digression: Gauss-Seidel Method

	Equations	Initial Values	Error Margin
_	w = 0.25x + 0.25y + 8	$w_0 = 24$	
	x = 0.25y + 0.25z + 8	$x_0 = 24$	0.25
	y = 0.25z + 0.25w + 8	$y_0 = 24$	0.23
	z = 0.25w + 0.25x + 8	$z_0 = 24$	
		·	•

Iteration 1	Iteration 2	Iteration 3
$w_1 = 6 + 6 + 8 = 20$	$w_2 = 5 + 5 + 8 = 18$	
$x_1 = 6 + 6 + 8 = 20$	$x_2 = 5 + 5 + 8 = 18$	
$y_1 = 6 + 6 + 8 = 20$	$y_2 = 5 + 5 + 8 = 18$	
$z_1 = 6 + 6 + 8 = 20$	$z_2 = 5 + 5 + 8 = 18$	

tion 5

20/101

A Digression: Gauss-Seidel Method

	Equations	Initial Values	Error Margin
_	w = 0.25x + 0.25y + 8	$w_0 = 24$	_
	x = 0.25y + 0.25z + 8	$x_0 = 24$	0.25
	y = 0.25z + 0.25w + 8	$y_0 = 24$	0.25
	z = 0.25w + 0.25x + 8	$z_0 = 24$	
	·		

Iteration 1	Iteration 2	Iteration 3
$w_1 = 6 + 6 + 8 = 20$	$w_2 = 5 + 5 + 8 = 18$	$w_3 = 4.5 + 4.5 + 8 = 17$
$x_1 = 6 + 6 + 8 = 20$	$x_2 = 5 + 5 + 8 = 18$	$x_3 = 4.5 + 4.5 + 8 = 17$
$y_1 = 6 + 6 + 8 = 20$	$y_2 = 5 + 5 + 8 = 18$	$y_3 = 4.5 + 4.5 + 8 = 17$
$z_1 = 6 + 6 + 8 = 20$	$z_2 = 5 + 5 + 8 = 18$	$z_3 = 4.5 + 4.5 + 8 = 17$

Iteration 4	Iteration 5

20/101

CS 618

Bit Vector Frameworks: Some Observations A Digression: Gauss-Seidel Method

Equations		Initial Values	Error Margin
w = 0	0.25x + 0.25y + 8	$w_0 = 24$	_
x = 0	0.25y + 0.25z + 8	$x_0 = 24$	0.25
y = 0	0.25z + 0.25w + 8	$y_0 = 24$	0.23
z = 0	0.25w + 0.25x + 8	$z_0 = 24$	

Iteration 1	Iteration 2	Iteration 3	
$w_1 = 6 + 6 + 8 = 20$	$w_2 = 5 + 5 + 8 = 18$	$w_3 = 4.5 + 4.5 + 8 = 17$	
$x_1 = 6 + 6 + 8 = 20$	$x_2 = 5 + 5 + 8 = 18$	$x_3 = 4.5 + 4.5 + 8 = 17$	
$y_1 = 6 + 6 + 8 = 20$	$y_2 = 5 + 5 + 8 = 18$	$y_3 = 4.5 + 4.5 + 8 = 17$	
$z_1 = 6 + 6 + 8 = 20$	$z_2 = 5 + 5 + 8 = 18$	$z_3 = 4.5 + 4.5 + 8 = 17$	

Iteration 4	Iteration 5
$w_4 = 4.25 + 4.25 + 8 = 16.5$	
$x_4 = 4.25 + 4.25 + 8 = 16.5$	
$y_4 = 4.25 + 4.25 + 8 = 16.5$	
$z_4 = 4.25 + 4.25 + 8 = 16.5$	

A Digression: Gauss-Seidel Method

Equations	Initial Values	Error Margin
w = 0.25x + 0.25y + 8	$w_0 = 24$	_
x = 0.25y + 0.25z + 8	$x_0 = 24$	0.25
y = 0.25z + 0.25w + 8	$y_0 = 24$	0.23
z = 0.25w + 0.25x + 8	$z_0 = 24$	
·		

Iteration 1	Iteration 2	Iteration 3
$w_1 = 6 + 6 + 8 = 20$	$w_2 = 5 + 5 + 8 = 18$	$w_3 = 4.5 + 4.5 + 8 = 17$
$x_1 = 6 + 6 + 8 = 20$	$x_2 = 5 + 5 + 8 = 18$	$x_3 = 4.5 + 4.5 + 8 = 17$
$y_1 = 6 + 6 + 8 = 20$	$y_2 = 5 + 5 + 8 = 18$	$y_3 = 4.5 + 4.5 + 8 = 17$
$z_1 = 6 + 6 + 8 = 20$	$z_2 = 5 + 5 + 8 = 18$	$z_3 = 4.5 + 4.5 + 8 = 17$

Iteration 4	Iteration 5
$w_4 = 4.25 + 4.25 + 8 = 16.5$	$w_5 = 4.125 + 4.125 + 8 = 16.25$
$x_4 = 4.25 + 4.25 + 8 = 16.5$	$x_5 = 4.125 + 4.125 + 8 = 16.25$
$y_4 = 4.25 + 4.25 + 8 = 16.5$	$y_5 = 4.125 + 4.125 + 8 = 16.25$
$z_4 = 4.25 + 4.25 + 8 = 16.5$	$z_5 = 4.125 + 4.125 + 8 = 16.25$



Use values from the current iteration wherever possible $% \left(1\right) =\left(1\right) \left(1$

Equations		Initial Values	Error Margin	
w = 0.25x + 0.25y + 8		$w_0 = 24$		
X	=	0.25y + 0.25z + 8	$x_0 = 24$	0.25
У	=	0.25z + 0.25w + 8	$y_0 = 24$	0.25
Z	=	0.25w + 0.25x + 8	$z_0 = 24$	


Iteration 1	Iteration 2

Iteration 3

Use values from the current iteration wherever possible $% \left(1\right) =\left(1\right) \left(1$

Equations	Initial Values	Error Margin
w = 0.25x + 0.25y + 8	$w_0 = 24$	
x = 0.25y + 0.25z + 8	$x_0 = 24$	0.25
y = 0.25z + 0.25w + 8	$y_0 = 24$	0.25
z = 0.25w + 0.25x + 8	$z_0 = 24$	


Iteration 1	Iteration 2
$w_1 = 6 + 6 + 8 = 20$	
$x_1 = 6 + 6 + 8 = 20$	
$y_1 = 6 + \frac{5}{5} + 8 = 19$	
$z_1 = 5 + 5 + 8 = 18$	



Use values from the current iteration wherever possible

Equations	Initial Values	Error Margin
w = 0.25x + 0.25y + 8	$w_0 = 24$	
x = 0.25y + 0.25z + 8	$x_0 = 24$	0.05
y = 0.25z + 0.25w + 8	$y_0 = 24$	0.25
z = 0.25w + 0.25x + 8	$z_0 = 24$	

Iteration 1	Iteration 2
$w_1 = 6 + 6 + 8 = 20$	$w_2 = 5 + 4.75 + 8 = 17.75$
	$x_2 = 4.75 + 4.5 + 8 = 17.25$
$y_1 = 6 + 5 + 8 = 19$	$y_2 = 4.5 + 4.4375 + 8 = 16.935$
$z_1 = 5 + 5 + 8 = 18$	$z_2 = 4.4375 + 4.375 + 8 = 16.8125$



21/101

Use values from the current iteration wherever possible $% \left(1\right) =\left(1\right) \left(1$

Equations	Initial Values	Error Margin
w = 0.25x + 0.25y + 8	$w_0 = 24$	
x = 0.25y + 0.25z + 8	$x_0 = 24$	0.25
y = 0.25z + 0.25w + 8	$y_0 = 24$	0.25
z = 0.25w + 0.25x + 8	$z_0 = 24$	

Iteration 1	Iteration 2
$w_1 = 6 + 6 + 8 = 20$	$w_2 = 5 + 4.75 + 8 = 17.75$
$x_1 = 6 + 6 + 8 = 20$	$x_2 = 4.75 + 4.5 + 8 = 17.25$
	$y_2 = 4.5 + 4.4375 + 8 = 16.935$
$z_1 = 5 + 5 + 8 = 18$	$z_2 = 4.4375 + 4.375 + 8 = 16.8125$

	Iteration 3
Ĭ	4.0105 + 4.00075 + 0 - 16.54605
	$w_3 = 4.3125 + 4.23375 + 8 = 16.54625$
	4.00075 + 4.00075 + 0 - 46.406075
	$x_3 = 4.23375 + 4.23375 + 8 = 16.436875$
	4.00075 + 4.1005005 + 0 - 10.070
	$y_3 = 4.23375 + 4.1365625 + 8 = 16.370$
	$ z_3 = 4.1305025 + 4.11 + 8 = 10.34375$
	$z_3 = 4.1365625 + 4.11 + 8 = 16.34375$

Our Method of Performing Data Flow Analysis

- Round robin iteration
- Essentially Jacobi method
- Unknowns are the data flow variables In; and Out;
- Domain of values is not numbers
 - Computation in a fixed order
 - either forward (reverse post order) traversal, or
 - either forward (reverse post order) traversal, orbackward (post order) traversal

over the control flow graph

IIT Bombay

CS 618


Bit Vector Frameworks: Some Observations

Draw the control flow graph and perform live variables analysis

```
int f(int m, int n, int k)
 int a,i;
 for (i=m-1; i<k; i++)
      if (i>=n)
         a = n;
      a = a+i;
 return a;
```

Draw the control flow graph and perform live variables analysis

```
int f(int m, int n, int k)
 int a,i;
 for (i=m-1; i<k; i++)
      if (i>=n)
         a = n;
      a = a+i;
 return a;
```



CS 618

Analysis

Bit Vector Frameworks: Some Observations

24/101

- "return a" is modelled by the statement "return_value_in_stack = a"
 - If we assume that the statement is executed within the block

• If we assume that the statement is executed *outside of* the block and along the edge connecting the procedure to its caller

Analysis

Bit Vector Frameworks: Some Observations

- "return a" is modelled by the statement "return_value_in_stack = a"
 - If we assume that the statement is executed within the block \Rightarrow BI can be \emptyset
 - If we assume that the statement is executed outside of the block and along the edge connecting the procedure to its caller

 $\Rightarrow a \in BI$

24/101

CS 618

	Local		Global Information					
Block	ock Information		Iteration $\#~1$		Change in i	Change in iteration # 2		
	Genn	Kill _n	Out _n	In _n	Outn	Inn		
n_6	{ a}	Ø						
<i>n</i> ₅	$\{a,i\}$	$\{a,i\}$						
n_4	{ <i>n</i> }	{ a}						
n ₃	$\{i, n\}$	Ø						
n_2	$\{i,k\}$	Ø						
n ₁	∫m}	∫;ì						

	Local		Global Information						
Block	Information		Iteration $\#~1$		Change in iteration $\# 2$				
	Genn	Kill _n	Out _n	In _n	Out _n	In _n			
n ₆	{ a}	Ø	Ø	{a}					
n_5	$\{a,i\}$	$\{a,i\}$	Ø	$\{a,i\}$					
n_4	{ <i>n</i> }	{ a}	$\{a,i\}$	$\{i,n\}$					
n ₃	$\{i, n\}$	Ø	$\{a, i, n\}$	$\{a,i,n\}$					
n_2	$\{i,k\}$	Ø	$\{a, i, n\}$	$\{a, i, k, n\}$					
n ₁	{ m}	{ <i>i</i> }	$\{a \mid k \mid n\}$	$\{a, k, m, n\}$					


IIT Bombay

	Local		Global Information					
Block	Information		Iterati	on # 1	Change in iteration $\# 2$			
	Genn	Kill _n	Out _n	In _n	Out _n	In _n		
n_6	{ a}	Ø	Ø	{a}				
<i>n</i> ₅	$\{a,i\}$	$\{a,i\}$	Ø	$\{a,i\}$	$\{a, i, k, n\}$	$\{a,i,k,n\}$		
n_4	{ n}	{a}	$\{a,i\}$	$\{i,n\}$	$\{a, i, k, n\}$	$\{i,k,n\}$		
n ₃	$\{i,n\}$	Ø	$\{a,i,n\}$	$\{a,i,n\}$	$\{a, i, k, n\}$	$\{a,i,k,n\}$		
n_2	$\{i,k\}$	Ø	$\{a, i, n\}$	$\{a, i, k, n\}$	$\{a, i, k, n\}$			
n_1	{ <i>m</i> }	{ <i>i</i> }	$\{a, i, k, n\}$	$\{a, k, m, n\}$				

IIT Bombay

Interpreting the Result of Liveness Analysis for Tutorial Problem 2


Bit Vector Frameworks: Some Observations



Is a live at the exit of n_5 at the end of iteration 1? Why? (We have used post order traversal)




Bit Vector Frameworks: Some Observations



- Is a live at the exit of n₅ at the end of iteration 1? Why?
 (We have used post order traversal)
- Is a live at the exit of n₅ at the end of iteration 2? Why?
 (We have used post order traversal)

IIT Bombay


Bit Vector Frameworks: Some Observations



- Is a live at the exit of n₅ at the end of iteration 1? Why?
 (We have used post order traversal)
- Is a live at the exit of n₅ at the end of iteration 2? Why?
 (We have used post order traversal)
- Show an execution path along which a is live at the exit of n₅

IIT Bombay


Bit Vector Frameworks: Some Observations



- Is a live at the exit of n₅ at the end of iteration 1? Why? (We have used post order traversal)
- Is a live at the exit of n_5 at the end of iteration 2? Why? (We have used post order traversal)
- Show an execution path along which a is live at the exit of n_5
- Show an execution path along which a is live at the exit of n_3

Interpreting the Result of Liveness Analysis for Tutorial Problem 2


Bit Vector Frameworks: Some Observations



- Is a live at the exit of n₅ at the end of iteration 1? Why? (We have used post order traversal)
- Is a live at the exit of n_5 at the end of iteration 2? Why? (We have used post order traversal)
- Show an execution path along which a is live at the exit of n_5
- Show an execution path along which a is live at the exit of n_3
- Show an execution path along which a is not live at the exit of n_3

Bit Vector Frameworks: Some Observations

Also write a C program for this CFG without using goto or break



27/101

Bit Vector Frameworks: Some Observations

Also write a C program for this CFG without using goto or break

```
void f()
                                              int x, y, z;
                                              int c, d;
       n_2 if (c)
                                              x = 1;
                                              v = 2;
                                              if (c)
   n_3
                                                  do
                                                  {x = y+1;}
                                                       y = 2*z;
F
                                                       if (d)
             n_4 \mid x = y + z
                                                           x = y+z;
                                                       z = 1;
   n_5
                                                  } while (c < 20);
        if (c < 20)
                                                = x;
      n_6 z = x
```

27/101

	Local		Global Information				
Block	Information		Iteration $\#~1$		Change in iteration $\# 2$		
	Gen _n	Kill _n	Out_n	In _n	Outn	In _n	
<i>n</i> ₆	{x}	{z}					
<i>n</i> ₅	{ <i>c</i> }	{z}					
n_4	$\{y,z\}$	{ <i>x</i> }					
n ₃	$\{y, z, d\}$	$\{x,y\}$					
n_2	{c}	Ø					
n_1	Ø	{ <i>x</i> , <i>y</i> }					

	Local Block Information		Global Information				
Block			Iteration $\#\ 1$		Change in iteration $\#$ 2		
	Gen _n	Kill _n	Out_n	In _n	Out _n	In _n	
<i>n</i> ₆	{x}	{z}	Ø	{x}			
n_5	{ <i>c</i> }	$\{z\}$	{ <i>x</i> }	$\{x,c\}$			
n ₄	$\{y,z\}$	{x}	$\{x,c\}$	$\{y,z,c\}$			
n ₃	$\{y, z, d\}$	$\{x,y\}$	$\{x, y, z, c\}$	$\begin{cases} y, z, \\ c, d \end{cases}$			
n_2	{c}	Ø	$\begin{cases} x, y, z, \\ c, d \end{cases}$	$\begin{cases} x, y, z, \\ c, d \end{cases}$			
n_1	Ø	{ <i>x</i> , <i>y</i> }	$\{x, y, z, c, d\}$	$\{z,c,d\}$			

IIT Bombay

	Local		Global Information				
Block	Information		Iteration $\#~1$		Change in iteration $\#$ 2		
	Gen _n	Kill _n	Out_n	In _n	Out _n	In _n	
<i>n</i> ₆	{ <i>x</i> }	{z}	Ø	{ <i>x</i> }			
n_5	{ <i>c</i> }	$\{z\}$	{ <i>x</i> }	$\{x,c\}$	$\{x, y, z, c, d\}$	$\{x, y, c, d\}$	
n_4	$\{y,z\}$	{x}	$\{x,c\}$	$\{y,z,c\}$	$\{x, y, c, d\}$	$\{y,z,c,d\}$	
n ₃	$\{y,z,d\}$	$\{x,y\}$	$\{x, y, z, c\}$	$\{y, z, c, d\}$	$\{x,y,z,c,d\}$		
n_2	{ <i>c</i> }	Ø	$\begin{cases} x, y, z, \\ c, d \end{cases}$	$\begin{cases} x, y, z, \\ c, d \end{cases}$			
n_1	Ø	{ <i>x</i> , <i>y</i> }	$\{x, y, z, c, d\}$	$\{z,c,d\}$			


IIT Bombay

Bit Vector Frameworks: Some Observations

CS 618

n_2 if (c)

• Why is z live at the exit of n_5 ?



IIT Bombay


29/101

CS 618

Problem 3

Bit Vector Frameworks: Some Observations

Why is z live at the exit of n₅?
Why is z not live at the entry of n₅?



villy is 2 not live at the entry of ns:


CS 618

Problem 3

• Why is z live at the exit of n_5 ? • Why is z not live at the entry of n_5 ?

Bit Vector Frameworks: Some Observations


• Why is x live at the exit of n_3 inspite of being killed in n_4 ?



CS 618

Problem 3


Bit Vector Frameworks: Some Observations



 $n_6 \mid z = x$


- Why is z live at the exit of n_5 ?
- Why is z not live at the entry of n_5 ?
- Why is x live at the exit of n_3 inspite of being killed in n_4 ?
- Identify the instance of dead code elimination?

Problem 3



- Why is z live at the exit of n_5 ?
- Why is z not live at the entry of n_5 ? • Why is x live at the exit of n_3 inspite
- of being killed in n_4 ?
- Identify the instance of dead code elimination?
- Would the first round of dead code elimination cause liveness information to change?

Bit Vector Frameworks: Some Observations



- Why is z not live at the entry of n_5 ?
- Why is x live at the exit of n_3 inspite of being killed in n_4 ?

• Why is z live at the exit of n_5 ?

- Identify the instance of dead code elimination?
- Would the first round of dead code elimination cause liveness information to change?
- Would the second round of liveness. analysis lead to further dead code elimination?

Bit Vector Frameworks: Some Observations

Choice of Initialization

What should be the initial value of internal nodes?

CS 618



30/101

Choice of initialization

Bit Vector Frameworks: Some Observations

30/101

What should be the initial value of internal nodes?

 $\bullet \ \ Confluence \ is \ \cup$

CS 618

• Identity of \cup is \emptyset

Choice of Initialization

Bit Vector Frameworks: Some Observations

What should be the initial value of internal nodes?

- Confluence is ∪
- Identity of \cup is \emptyset
- We begin with \emptyset and let the sets grow




30/101

CS 618

Bit Vector Frameworks: Some Observations

31/101




CS 618

Bit Vector Frameworks: Some Observations

31/101


CS 618



CS 618




Bit Vector Frameworks: Some Observations



CS 618

How Does the Initialization Affect the Solution?

Bit Vector Frameworks: Some Observations



CS 618

print b

a = b = 5

Ø Ø

Init.

Iter.

#1

Jul 2015 **IIT Bombay**

Bit Vector Frameworks: Some Observations

CS 618

Iter. Init. #1 a = b = 5print a {*b*} Ø print b Ø Ø

Jul 2015 IIT Bombay

Bit Vector Frameworks: Some Observations

CS 618


Iter. Init. #1 a = b = 5print a {*b*} Ø {*b*} Ø print b Ø Ø

Jul 2015 IIT Bombay

Bit Vector Frameworks: Some Observations


CS 618


Bit Vector Frameworks: Some Observations




CS 618

Bit Vector Frameworks: Some Observations







Bit Vector Frameworks: Some Observations




Bit Vector Frameworks: Some Observations




Bit Vector Frameworks: Some Observations




Bit Vector Frameworks: Some Observations




Bit Vector Frameworks: Some Observations



Bit Vector Frameworks: Some Observations





Bit Vector Frameworks: Some Observations

Soundness and Precision of Live Variables Analysis

CS 618

Jul 2015 IIT Bombay



32/101

Bit Vector Frameworks: Some Observations


Consider dead code elimination based on liveness information

 Spurious inclusion of a non-live variable — $\rightarrow Out_i = \{x, y\}$ print y End

CS 618

Consider dead code elimination based on liveness information


- Spurious inclusion of a non-live variable
 - ▶ A dead assignment may not be eliminated
 - Solution is sound but may be imprecise



32/101

Consider dead code elimination based on liveness information

- Spurious inclusion of a non-live variable
 - A dead assignment may not be eliminated
 - ► Solution is sound but may be imprecise
- Spurious exclusion of a live variable -




32/101

Jul 2015

Consider dead code elimination based on liveness information

- Spurious inclusion of a non-live variable
 - A dead assignment may not be eliminated
 - ► Solution is sound but may be imprecise
- Spurious exclusion of a live variable -
 - A wasful assissment may be aliminated
 - ► A useful assignment may be eliminated
 - Solution is unsound




32/101

Jul 2015


Consider dead code elimination based on liveness information

- Spurious inclusion of a non-live variable
 - A dead assignment may not be eliminated
 - Solution is sound but may be imprecise
- Spurious exclusion of a live variable -
 - A useful assignment may be eliminated
 - Solution is unsound
 - Given $L_2 \supseteq L_1$ representing liveness information
 - Using L_2 in place of L_1 is sound
 - Using L_1 in place of L_2 may not be sound



Consider dead code elimination based on liveness information

- Spurious inclusion of a non-live variable
 - ► A dead assignment may not be eliminated
 - ► Solution is sound but may be imprecise
- Spurious exclusion of a live variable
 - A useful assignment may be eliminated
 Solution is unsound
 - Given $L_2 \supseteq L_1$ representing liveness information
 - Using L₂ in place of L₁ is sound
 Using L₁ in place of L₂ may not be sound
 - The annulation of all live variables is most annuis
 - The smallest set of all live variables is most precise
 - Since liveness sets grow (confluence is ∪), we choose ∅ as the initial conservative value



 $\rightarrow Out_i = \{x, y\}$

End

print y

Jul 2015

• For live variables analysis, the set associated with a data flow variable can only grow

Bit Vector Frameworks: Some Observations

⇒ Termination is guaranteed



- For live variables analysis, the set associated with a data flow variable can only grow
- \Rightarrow Termination is guaranteed
- ullet Since initial value is \emptyset , live variables analysis converges on the smallest set



33/101

- For live variables analysis, the set associated with a data flow variable can only grow
- \Rightarrow Termination is guaranteed
- Since initial value is \emptyset , live variables analysis converges on the smallest set
- How many iterations do we need for reaching the convergence?



33/101


- For live variables analysis, the set associated with a data flow variable can only grow
 - ⇒ Termination is guaranteed
- ullet Since initial value is \emptyset , live variables analysis converges on the smallest set
- How many iterations do we need for reaching the convergence?
- Going beyond live variables analysis
 - ▶ Do the sets always grow for other data flow frameworks?
 - What is the complexity of round robin analysis for other data flow analyses?

- For live variables analysis, the set associated with a data flow variable can only grow
 - ⇒ Termination is guaranteed
- \bullet Since initial value is \emptyset , live variables analysis converges on the smallest set
- How many iterations do we need for reaching the convergence?
- Going beyond live variables analysis
 - ▶ Do the sets always grow for other data flow frameworks?
 - What is the complexity of round robin analysis for other data flow analyses?

These questions will be answered formally in module 2 (Theoretical Abstractions)


alysis (1)

34/101



CS 618

CS 618




• abs(n) returns the absolute value of n

IIT Bombay

34/101

CS 618




- abs(n) returns the absolute value of n
- Is y live on entry to block b2?

IIT Bombay

34/101


Conservative Nature of Analysis (1)



- abs(n) returns the absolute value of n
 - Is y live on entry to block b2?
 - By execution semantics, NO
 Path b1→b2→b3 is an infeasible execution path

IIT Bombay


Conservative Nature of Analysis (1)



- abs(n) returns the absolute value of n
- Is y live on entry to block b2?
- By execution semantics, NO
 Path b1→b2→b3 is an infeasible execution path
- A compiler makes conservative assumptions:

All branch outcomes are possible

⇒ Consider every path in CFG as a potential execution path




- abs(n) returns the absolute value of n
 - Is y live on entry to block b2?
 - By execution semantics, NO
 Path b1→b2→b3 is an infeasible execution path
 - A compiler makes conservative assumptions:

All branch outcomes are possible

- ⇒ Consider every path in CFG as a potential execution path
- Our analysis concludes that y is live on entry to block b2


IIT Bombay





CS 618

Conservative Nature of Analysis (2)




CS 618

• Is b live on entry to block b2?

35/101


CS 618

Conservative Nature of Analysis (2)




- Is b live on entry to block b2? By execution semantics, NO
 - Path $b1 \rightarrow b2 \rightarrow b4 \rightarrow b6$ is an infeasible execution path

35/101




- Is b live on entry to block b2?
- By execution semantics, NO
 Path b1→b2→b4→b6 is an infeasible execution path
- Is c live on entry to block b3?
 Path b1→b3→b4→b6 is a feasible execution path

Conservative Nature of Analysis (2)



- Is b live on entry to block b2?
- By execution semantics, NO Path $b1 \rightarrow b2 \rightarrow b4 \rightarrow b6$ is an infeasible execution path
- Is c live on entry to block b3? Path $b1 \rightarrow b3 \rightarrow b4 \rightarrow b6$ is a feasible execution path
- A compiler make conservative assumptions ⇒ our analysis is *path insensitive* Note: It is *flow sensitive* (i.e. information is computed for every control flow points)


Conservative Nature of Analysis (2)



- Is b live on entry to block b2?
- By execution semantics, NO
 Path b1→b2→b4→b6 is an infeasible execution path
- Is c live on entry to block b3?
 Path b1→b3→b4→b6 is a feasible execution path
- A compiler make conservative assumptions
 ⇒ our analysis is path insensitive
 Note: It is flow sensitive (i.e. information is computed for every control flow points)
- Our analysis concludes that b is live at the entry of b2

Jul 2015 IIT Bombay

Conservative Nature of Analysis (2)



CS 618

- Is b live on entry to block b2?
- By execution semantics, NO
 Path b1→b2→b4→b6 is an infeasible execution path

35/101

- Is c live on entry to block b3?
 Path b1→b3→b4→b6 is a feasible execution path
- A compiler make conservative assumptions
 ⇒ our analysis is path insensitive
 Note: It is flow sensitive (i.e. information is computed for every control flow points)
- Our analysis concludes that b is live at the entry of b2
- Is c live at the entry of b3?

Jul 2015 IIT Bombay 🖫

Conservative Nature of Analysis at Intraprocedural Level

- We assume that all paths are potentially executable
- Our analysis is path insensitive
 - ightharpoonup The data flow information at a program point p is path insensitive
 - \circ information at p is merged along all paths reaching p
 - ► The data flow information reaching *p* is computed path insensitively
 - o information is merged at all shared points in paths reaching p
 - may generate spurious information due to non-distributive flow functions

More about it in module 2

37/101

CS 618

Conservative Nature of Analysis at Interprocedural Level

Bit Vector Frameworks: Some Observations

- Context insensitivity
 - Merges of information across all calling contexts
- Flow insensitivity
 - Disregards the control flow

More about it in module 4

Bit Vector Frameworks: Some Observations

What About Soundness of Analysis Results?

- No compromises
- We will study it in module 2


IIT Bombay


38/101


Jul 2015


Part 4


Available Expressions Analysis




















Local Data Flow Properties for Available Expressions Analysis

 $Gen_n = \{e \mid \text{expression } e \text{ is evaluated in basic block } n \text{ and } \}$ this evaluation is not followed by a definition of any operand of e

 $Kill_n = \{e \mid \text{basic block } n \text{ contains a definition of an operand of } e\}$

	Entity	Manipulation	Exposition
Genn	Expression	Use	Downwards
Kill	Expression	Modification	Anywhere

Bit Vector Frameworks: Available Expressions Analysis

Data Flow Equations For Available Expressions Analysis

CS 618

$$In_n = \begin{cases} BI & n \text{ is } Start \text{ block} \\ \bigcap_{p \in pred(n)} Out_p & \text{otherwise} \end{cases}$$
 $Out_n = Gen_n \cup (In_n - Kill_n)$

Jul 2015



41/101

Data Flow Equations For Available Expressions Analysis

Bit Vector Frameworks: Available Expressions Analysis

$$In_n = \begin{cases} BI & n \text{ is } Start \text{ block} \\ \bigcap_{p \in pred(n)} Out_p & \text{otherwise} \end{cases}$$
 $Out_n = Gen_n \cup (In_n - Kill_n)$

Alternatively, $Out_n = f_n(In_n), \quad \text{where}$

CS 618

$$f_n(X) = Gen_n \cup (X - Kill_n)$$

Jul 2015 IIT Bombay



41/101

Bit Vector Frameworks: Available Expressions Analysis

$$In_n = \begin{cases} BI & n \text{ is } Start \text{ block} \\ \bigcap_{p \in pred(n)} Out_p & \text{otherwise} \end{cases}$$
 $Out_n = Gen_n \cup (In_n - Kill_n)$

41/101

 $Out_n = f_n(In_n),$ where

$$f_n(X) = Gen_n \cup (X - Kill_n)$$

• *In_n* and *Out_n* are sets of expressions

Alternatively,

CS 618

Jul 2015

Data Flow Equations For Available Expressions Analysis

Bit Vector Frameworks: Available Expressions Analysis

41/101

$$In_n = \begin{cases} BI & n ext{ is } Start ext{ block} \\ \bigcap_{p \in pred(n)} Out_p & ext{ otherwise} \end{cases}$$
 $Out_n = Gen_n \cup (In_n - Kill_n)$ Alternatively,

 $Out_n = f_n(In_n),$ where

 $f_n(X) = Gen_n \cup (X - Kill_n)$

• In_n and Out_n are sets of expressions

CS 618

BI is ∅ for expressions involving a local variable

Jul 2015 IIT Bombay

Bit Vector Frameworks: Available Expressions Analysis

Common subexpression elimination

IIT Bombay

42/101

Jul 2015

Bit Vector Frameworks: Available Expressions Analysis

- Common subexpression elimination
 - ▶ If an expression is available at the entry of a block $n(In_n)$ and



42/101

Bit Vector Frameworks: Available Expressions Analysis

- Common subexpression elimination
 - ▶ If an expression is available at the entry of a block $n(In_n)$ and
 - ► a computation of the expression exists in *n* such that



42/101

Bit Vector Frameworks: Available Expressions Analysis

- Common subexpression elimination
 - If an expression is available at the entry of a block $n(In_n)$ and
 - ▶ a computation of the expression exists in *n* such that
 - \triangleright it is not preceded by a definition of any of its operands (AntGen_n)

IIT Bomb

42/101

42/101

CS 618

Analysis

Bit Vector Frameworks: Available Expressions Analysis

- Common subexpression elimination
 - ▶ If an expression is available at the entry of a block $n(ln_n)$ and
 - ▶ a computation of the expression exists in *n* such that
 - \triangleright it is not preceded by a definition of any of its operands (AntGen_n)

Then the expression is redundant

 $Redundant_n = In_n \cap AntGen_n$



42/101

CS 618

Analysis


Bit Vector Frameworks: Available Expressions Analysis

- Common subexpression elimination
 - ▶ If an expression is available at the entry of a block $n(In_n)$ and
 - ▶ a computation of the expression exists in *n* such that
 - \triangleright it is not preceded by a definition of any of its operands (AntGen_n)

Then the expression is redundant

$$Redundant_n = In_n \cap AntGen_n$$

• A redundant expression is upwards exposed whereas the expressions in Gen_n are downwards exposed




Let
$$e_1 \equiv a * b$$
, $e_2 \equiv b * c$, $e_3 \equiv c * d$, $e_4 \equiv d * e$

Node	Gen		Kill		Avail	able	Redund.		
1	$\{e_1, e_2\}$	1100	Ø	0000	Ø	0000	Ø	0000	
2	$\{e_3\}$	0010	Ø	0000	$\{e_1\}$	1000	Ø	0000	
3	Ø	0000	$\{e_2, e_3\}$	0110	$\{e_1, e_3\}$	1010	Ø	0000	
4	Ø	0000	$\{e_3, e_4\}$	0011	$\{e_1,e_3\}$	1010	Ø	0000	
5	$\{e_1, e_4\}$	1001	Ø	0000	$\{e_1\}$	1000	$\{e_1\}$	1000	
6	$\{e_{4}\}$	0001	Ø	0000	$\{e_1, e_4\}$	1001	$\{e_4\}$	0001	

IIT Bombay

Initialisation




Let
$$e_1 \equiv a * b$$
, $e_2 \equiv b * c$, $e_3 \equiv c * d$, $e_4 \equiv d * e$

-	Node	Ge	en	Ki	11	Avail	able	Redund.		
	1	$\{e_1, e_2\}$	1100	Ø	0000	Ø	0000	Ø	0000	
	2	$\{e_3\}$	0010	Ø	0000	$\{e_1\}$	1000	Ø	0000	
,	3	Ø	0000	$\{e_2,e_3\}$	0110	$\{e_1,e_3\}$	1010	Ø	0000	
-	4	Ø	0000	$\{e_3, e_4\}$	0011	$\{e_1,e_3\}$	1010	Ø	0000	
	5	$\{e_1,e_4\}$	1001	Ø	0000	$\{e_1\}$	1000	$\{e_1\}$	1000	
	6	$\{e_4\}$	0001	Ø	0000	$\{e_1, e_4\}$	1001	$\{e_4\}$	0001	

IIT Bombay


Iteration #1



Let
$$e_1 \equiv a * b$$
, $e_2 \equiv b * c$, $e_3 \equiv c * d$, $e_4 \equiv d * e$

Node	Ge	en	Ki	<i>II</i>	Avail	able	Redund.		
1	$\{e_1,e_2\}$	1100	Ø	0000	Ø	0000	Ø	0000	
2	$\{e_3\}$	0010	Ø	0000	$\{e_1\}$	1000	Ø	0000	
3	Ø	0000	$\{e_2,e_3\}$	0110	$\{e_1,e_3\}$	1010	Ø	0000	
4	Ø	0000	$\{e_3, e_4\}$	0011	$\{e_1,e_3\}$	1010	Ø	0000	
5	$\{e_1,e_4\}$	1001	Ø	0000	$\{e_1\}$	1000	$\{e_1\}$	1000	
6	$\{e_4\}$	0001	Ø	0000	$\{e_1, e_4\}$	1001	$\{e_{4}\}$	0001	

Iteration #2




Let
$$e_1 \equiv a * b$$
, $e_2 \equiv b * c$, $e_3 \equiv c * d$, $e_4 \equiv d * e$

-	Node	Ge	en	Ki	11	Avail	able	Redund.		
Г	1	$\{e_1, e_2\}$	1100	Ø	0000	Ø	0000	Ø	0000	
- 1	2	$\{e_3\}$	0010	Ø	0000	$\{e_1\}$	1000	Ø	0000	
Γ;	3	Ø	0000	$\{e_2,e_3\}$	0110	$\{e_1, e_3\}$	1010	Ø	0000	
_ [·	4	Ø	0000	$\{e_3, e_4\}$	0011	$\{e_1, e_3\}$	1010	Ø	0000	
	5	$\{e_1,e_4\}$	1001	Ø	0000	$\{e_1\}$	1000	$\{e_1\}$	1000	
Г	6	$\{e_4\}$	0001	Ø	0000	$\{e_1, e_4\}$	1001	$\{e_4\}$	0001	

IIT Bombay

Final Result




Let
$$e_1 \equiv a * b$$
, $e_2 \equiv b * c$, $e_3 \equiv c * d$, $e_4 \equiv d * e$

Node	Ge	en	Ki	11	Avail	able	Redund.		
1	$\{e_1, e_2\}$	1100	Ø	0000	Ø	0000	Ø	0000	
2	$\{e_3\}$	0010	Ø	0000	$\{e_1\}$	1000	Ø	0000	
3	Ø	0000	$\{e_2,e_3\}$	0110	$\{e_1,e_3\}$	1010	Ø	0000	
4	Ø	0000	$\{e_3, e_4\}$	0011	$\{e_1,e_3\}$	1010	Ø	0000	
5	$\{e_1, e_4\}$	1001	Ø	0000	$\{e_1\}$	1000	$\{e_1\}$	1000	
6	$\{e_4\}$	0001	Ø	0000	$\{e_1,e_4\}$	1001	$\{e_4\}$	0001	

IIT Bombay

Tutorial Problem 2 for Available Expressions Analysis

Bit Vector Frameworks: Available Expressions Analysis



Jul 2015 IIT Bombay

Bit vector a * b | b + c

				Global Information								
Node	Loc	cal Infor	rmation	Itera	$\begin{array}{c c} \textbf{Iteration} \ \# \ 1 & \textbf{Changes in} \\ \textbf{iteration} \ \# \ 2 & \\ \end{array}$		anges in tion # 2	Redundant _n				
	Genn	Kill _n	Ant Gen _n	Inn	Out_n	In _n Out _n						
n_1	11	00	11									
n_2	00	00	00									
n_3	01	10	01									
<i>n</i> ₄	00	11	10									
n_5	00	00	00									
ne	00 00 00											

IIT Bombay

Bit vector a * b

					Global Information							
Node	Loc	al Infor	mation	Iteration # 1 Changes in iteration # 2			Redundant _n					
	Genn	Kill _n	AntGen _n	Inn	Outn	In _n Out _n						
n_1	11	00	11	00	11							
n_2	00	00	00	11	11							
n_3	01	10	01	11	01							
<i>n</i> ₄	00	11	10	11	00							
n_5	00	00	00	00	00 00							
ne	00	00	00	00	00	00						

IIT Bomba

Bit vector a * b

					Gl	obal l	Informatio	n
Node	Loc	cal Infor	mation	Iteration # 1 Changes in iteration # 2		Redundant _n		
	Genn	Kill _n	AntGen _n	Inn	Outn	In _n Out _n		
n_1	11	00	11	00	11			
n_2	00	00	00	11	11	00	00	
n_3	01	10	01	11	01	00		
<i>n</i> ₄	00	11	10	11	00	00		
n_5	00	00	00	00	00			
na	00	00	00	00	00			

IIT Bomba


Bit vector a * b

				Global Information							
Node	Local Information 1 Iteration 1 Changes in iteration 1 1					Redundant _n					
	Genn	Kill _n	AntGen _n	Inn	Outn	Inn	Outn	<u> </u>			
n_1	11	00	11	00	11			00			
n_2	00	00	00	11	11	00	00	00			
n ₃	01	10	01	11	01	00		00			
<i>n</i> ₄	00	11	10	11	00	00		00			
n_5	00	00	00	00	00			00			
n_6	00	00	00	00	00			00			

IIT Bombay

46/101

Tutorial Problem 3 for Available Expressions Analysis



 $\mathbb{E}\mathsf{xpr} = \{ \ a * b, \ b + c, \ a + b \ \}$

Bit vector a * b b + c

					Global Information								
Node	Local Information		Iteration # 1		Changes in Iteration # 2		Changes in Iteration # 3		Redundant _n				
	Gen _n	Kill _n	AntGen _n	Inn	Outn	In _n	Outn	In _n	Outn				
n_1	110	010	100										
n_2	001	000	001										
n ₃	010	000	010										
n ₄	001	101	000										
n_5	000	010	000										
n_6	001	000	001										

Bit vector a * b b + c a + b

					Global Information								
Node	Local Information			Itera	tion # 1	Changes in Iteration # 2		Changes in Iteration # 3		Redundant _n			
	Gen _n	Kill _n	AntGen _n	Inn	Outn	Inn	Outn	Inn	Out _n				
n_1	110	010	100	000	110								
n_2	001	000	001	110	111								
<i>n</i> ₃	010	000	010	111	111								
n ₄	001	101	000	111	011								
n_5	000	010	000	111 101									
n_6	001	000	001	101	101								

Bit vector a * b b + c a + b

	Local Information			Global Information						
Node				Iteration $\#~1$		Changes in Iteration $\# 2$		Changes in Iteration # 3		Redundant _n
	Gen _n	Kill _n	Ant Gen _n	In _n	Outn	In _n	Outn	Inn	Outn	
n_1	110	010	100	000	110					
n_2	001	000	001	110	111	100	101			
<i>n</i> ₃	010	000	010	111	111	001	011			
n ₄	001	101	000	111	011	011				
n_5	000	010	000	111	101	001	001			
ne	001	000	001	101	101	001	001			

Bit vector a * b b + c a + b

	Local Information			Global Information						
Node				Iteration $\#~1$		Changes in Iteration $\# 2$		Changes in Iteration # 3		Redundant _n
	Gen _n	Kill _n	AntGen _n	Inn	Outn	In _n	Outn	In _n	Outn	
n_1	110	010	100	000	110					
n_2	001	000	001	110	111	100	101	000	001	
<i>n</i> ₃	010	000	010	111	111	001	011			
n ₄	001	101	000	111	011	011				
n_5	000	010	000	111	101	001	001			
ne	001	000	001	101	101	001	001			

Solution of the Tutorial Problem 3

Bit vector a * b b + c a + b

				Global Information						
Node	Local Information		Itera	tion # 1	Cha Itera	nges in tion # 2		nges in tion # 3	Redundant _n	
	Gen _n	Kill _n	AntGen _n	In _n	Out_n	In _n	Out_n	Inn	Out_n	
n_1	110	010	100	000	110					000
n_2	001	000	001	110	111	100	101	000	001	000
<i>n</i> ₃	010	000	010	111	111	001	011			000
n_4	001	101	000	111	011	011	•			000
n_5	000	010	000	111	101	001	001			000
n_6	001	000	001	101	101	001	001			001


Solution of the Tutorial Problem 3

Bit vector a * b b + c a + b

					Global Information					
Node	Local Information		Iteration # 1		Changes in Iteration # 2		Changes in Iteration # 3		Redundant _n	
	Gen _n	Kill _n	Ant Gen _n	In _n	Outn	In _n	Outn	Inn	Out _n	
n_1	110	010	100	000	110					000
n_2	001	000	001	110	111	100	101	000	001	000
<i>n</i> ₃	010	000	010	111	111	001	011			000
n ₄	001	101	000	111	011	011				000
n_5	000	010	000	111	101	001	001			000
na	001	000	001	101	101	001	001			001


Why do we need 3 iterations as against 2 for previous problems?







IIT Bombay


48/101







ВІ	Node	Initializ	zation $\mathbb U$	Initialization ∅		
DI	Node	In _n	Out_n	In_n	Out_n	
	1					
	2					
Ø	3					
, v	4					
	5					
	6					
	1					
	2					
\mathbb{U}	3					
	4					
	5					
	6					







BI	Node	Initializ	zation $\mathbb U$	Initialization \emptyset		
DI	Node	In _n	Out _n	In _n	Out_n	
	1	000	100			
	2	100	110			
Ø	3	110	100			
W	4	110	110			
	5	100	101			
	6	101	111			
	1					
	2					
U	3					
U	4					
	5					
	6					







ВІ	Node	Initializ	ation $\mathbb U$	Initialization ∅		
DI	Node	In _n	Out_n	In _n	Out _n	
	1	000	100	000	100	
	2	100	110	000	010	
Ø	3	110	100	010	000	
W	4	110	110	010	010	
	5	100	101	000	001	
	6	101	111	001	011	
	1					
	2					
ΠJ	3					
	4					
	5					
	6					






BI	Node	Initializ	zation $\mathbb U$	Initialization \emptyset		
ы	Node	Inn	Out _n	In _n	Out _n	
	1	000	100	000	100	
	2	100	110	000	010	
Ø	3	110	100	010	000	
V	4	110	110	010	010	
	5	100	101	000	001	
	6	101	111	001	011	
	1	111	111			
	2	101	111			
\mathbb{U}	3	111	101			
U	4	111	111			
	5	101	101			
	6	101	111			






BI	Node	Initializ	zation U	Initialization Ø		
ы	Noue	Inn	Out _n	In _n	Out _n	
	1	000	100	000	100	
	2	100	110	000	010	
Ø	3	110	100	010	000	
V	4	110	110	010	010	
	5	100	101	000	001	
	6	101	111	001	011	
	1	111	111	111	111	
	2	101	111	001	011	
UJ	3	111	101	011	001	
U	4	111	111	011	011	
	5	101	101	001	001	
	6	101	111	001	011	


Jul 2015 IIT Bombay






			$\overline{}$			
BI	Node	Initializ	zation $\mathbb U$	Initialization \emptyset		
Di	Noue	$/In_n$	Out_n	In _n	Out _n	
	1	000	100	000	100	
	2	100	110	000	010	
Ø	3	110	100	010	000	
V	4	\110	110 /	010	010	
	5	100	101/	000	001	
	6	101	<u> -111</u>	001	011	
	1	111	111	111	111	
	2	101	111	001	011	
ΠJ	3	111		epresents the		
	4	111		ed availa		
	5	101	inf	ormation	n	
	6	101	111	001	011	


Jul 2015 **IIT Bombay**






					$\overline{}$	
BI	Node	Initializ	zation $\mathbb U$	Initialization 🕅		
ы	Noue	In _n	Out _n	l ∕n _n	Out_n	
	1	000	100	000	100	
	2	100	110	000	010	
Ø	3	110	100	010	000	
V	4	110	110	010	010	
	5	100	101	000	001 /	
	6	101	111	001	011	
	1	111	111	111	111	
	2	This	misses the	e)1	011	
ΠJ	3	availab	ility of a -	+ c 11	001	
U	4		the loop	.1	011	
	5	101	101	υ01	001	
	6	101	111	001	011	


Jul 2015 IIT






BI	Node	Initializ	zation $\mathbb U$	Initializ	zation Ø		
ы	Node	Inn	This marks $a * c$				
	1	000	availab	le every	where		
	2	100	although it is computed				
Ø	3	110	in node		5		
W	4	110	110	010	010		
	5	100	101	000	001		
	6	101	111	001	011		
	1	/111	111	111	111		
	2	/ 101	111	001	011		
\mathbb{U}	3	111	101	011	001		
U	4	111	111	011	011		
	5	101	101 /	001	001		
	6	101	111/	001	011		

Jul 2015 IIT Bombay






BI	Node	$oxedsymbol{$			zation Ø	
DI	Node		This marks $a * c$			
	1	availabl	available everywhere			
	2	but r	010			
Ø	3	availab	vailability of $a + c$			
V)	4	110	110	010	010	
	5	100	101	000	001	
	6	101	111	001	011	
	1	111	111	1/11	111	
	2	101	111	001	011	
ЩJ	3	111	101	011	001	
0	4	111	111	011	011	
	5	101	101	001	001	
	6	101	111	001	011/	

The Effect of BI and Initialization on the No. of Iterations

Number of iterations assuming that the order of In_i and Out_i computation is fixed (In_i is computed first and then Out_i is computed)




	In	itiali	zatio	n	
Traversal	\mathbb{U}		Ø		
Traversar	Ε	BI		BI	
	\mathbb{U}	Ø	\mathbb{U}	Ø	
Forward					
Backward					

IIT Bombay

The Effect of Bi and initialization on the No. of iterations

Number of iterations assuming that the order of In_i and Out_i computation is fixed (In_i is computed first and then Out_i is computed)




	In	itiali	zatic	n	
Traversal	I	J	Ø		
Traversar	Е	3/	BI		
	\mathbb{U}	Ø	\mathbb{U}	Ø	
Forward	2	1	2	1	
Backward					

IIT Bombay

The Effect of BI and Initialization on the No. of Iterations

Number of iterations assuming that the order of In_i and Out_i computation is fixed (In_i is computed first and then Out_i is computed)



	In	itiali	zatio	n
Traversal	I	J	Ø	
Traversar	Е	3/	Е	3/
	\mathbb{U}	Ø	\mathbb{U}	Ø
Forward	2	1	2	1
Backward	3	4	4	2

Jul 2015 IIT Bombay

Some Observations

- Data flow equations do not require a particular order of computation
 - Specification. Data flow equations define what needs to be computed and not how it is to be computed
 - ▶ Implementation. Round robin iterations perform the actual computation
 - Specification and implementation are distinct
- Initialization governs the quality of solution found Only precision is affected, soundness is guaranteed
- BI depends on the semantics of the calling context
- The node with which BI is associated is defined by data flow equations
 - Does not vary with the method or order of traversal

Still More Tutorial Problems

A New Data Flow Framework: Partially available expressions analysis

- Expressions that are computed and remain unmodified along some path reaching p
- \bullet The data flow equations are same as that of available expressions analysis except that the confluence is changed to \cup

Perform partially available expressions analysis for the example program used for available expressions analysis

Bit vector a * b | b + c

				(Global Infori	mation	
Node	Loc	al Infor	mation	lterat	ion # 1	ParRedund _n	
	Gen _n	Kill _n	AntGen _n	PavIn _n	PavOut _n		
n_1	11	00	11				
n_2	00	00	00				
<i>n</i> ₃	01	10	01				
n ₄	00	11	10				
n_5	00	00	00				
n_6	00	00	00				

Bit vector a * b b + c

				(Global Infori	mation
Node	Local Information Iteration # 1		ion # 1	ParRedund _n		
	Gen_n	Kill _n	AntGen _n	PavIn _n	PavOut _n	
n_1	11	00	11	00	11	
n_2	00	00	00	11	11	
<i>n</i> ₃	01	10	01	11	01	
n_4	00	11	10	11	00	
n_5	00	00	00	01	01	
n ₆	00	00	00	01	01	

Bit vector a * b b + c

					Global Information			
	Node	Loc	al Infor	mation	lterat	ion # 1	ParRedund _n	
		Gen_n	Kill _n	n AntGen _n PavIn _n PavOut		PavOut _n		
	n_1	11	00	11	00	11	00	
Γ	n_2	00	00	00	11	11	00	
Γ	<i>n</i> ₃	01	10	01	11	01	01	
	<i>n</i> ₄	00	11	10	11	00	10	
	n_5	00 00 00 01		01	01	00		
	n_6	00	0 00 00		01	01	00	

Bit vector a * b b + c a + b

					Glob	al Info	ormation	
Node	Local Information		lterat	ion # 1	Cha itera	nges in tion # 2	ParRedund _n	
	Gen _n	Kill _n	Ant Gen _n	PavIn _n	PavOut _n	Inn	Out _n	
n_1	110	010	100					
n_2	001	000	001					
<i>n</i> ₃	010	000	010					
<i>n</i> ₄	001	101	000					
n_5	000	010	000					
n ₆	001	000	001					

Bit vector a * b b + c a + b

					Glob	al Info	ormation	
Node	Local Information		lterat	ion # 1	Cha itera	nges in tion # 2	ParRedund _n	
	Gen _n	Kill _n	Ant Gen _n	PavIn _n	PavOut _n	Inn	Outn	
n_1	110	010	100	000	110			
n_2	001	000	001	110	111			
<i>n</i> ₃	010	000	010	111	111			
<i>n</i> ₄	001	101	000	111	011			
n_5	000	010	000	111	101			
n ₆	001	000	001	101	101			

Bit vector a * b | b + c | a + b

					Glob	al Info	ormation	
Node	Local Information		lterat	ion # 1	Cha itera	nges in tion # 2	ParRedund _n	
	Gen _n	Kill _n	Ant Gen _n	PavIn _n	PavOut _n	In _n	Outn	
n_1	110	010	100	000	110			
n_2	001	000	001	110	111	111		
<i>n</i> ₃	010	000	010	111	111			
<i>n</i> ₄	001	101	000	111	011			
n_5	000	010	000	111	101			
nc	001	በበበ	001	101	101			

Bit vector a * b b + c a + b

					Glob	al Info	ormation	
Node	Local Information		lterat	ion # 1		nges in tion # 2	ParRedund _n	
	Gen _n	Kill _n	Ant Gen _n	PavIn _n	PavOut _n	Inn	Out_n	
n_1	110	010	100	000	110			000
n_2	001	000	001	110	111	111		001
<i>n</i> ₃	010	000	010	111	111			010
<i>n</i> ₄	001	101	000	111	011			000
n_5	000	010	000	111	101			000
n ₆	001	000	001	101	101			001

Part 5

Reaching Definitions Analysis

Defining Reaching Definitions Analysis

- A definition d_x: x = e reaches a program point u if it appears (without a redefinition of x) on some path from program entry to u
 (x is a variable and e is an expression)
 - Application : Copy Propagation
 A use of a variable x at a program point u can be replaced by y if


A use of a variable x at a program point u can be replaced by y if $d_x : x = y$ is the only definition which reaches p and y is not modified between the point of d_x and p.

Def-Use Chains


```
if (a>n)
       a_2: a = a+1
4 | if (a≥12)
       t1_1: t1 = a+b
       a_3: a = t1+c
    print a
6
```

IIT Bombay


Def-Use Chains




Def-Use Chains



Using Reaching Definitions for Def-Use and Use-Def Chains




Use-Def Chains




Using Reaching Definitions for Def-Use and Use-Def Chains


Def-Use Chains



Use-Def Chains



Using Reaching Definitions for Def-Use and Use-Def Chains



Defining Data Flow Analysis for Reaching Definitions Analysis

Let d_v be a definition of variable v

$$Gen_n = \{ d_v \mid \text{variable } v \text{ is defined in basic block } n \text{ and this definition is not followed (within } n)$$
by a definition of $v\}$

$$Kill_n = \{ d_v \mid \text{basic block } n \text{ contains a definition of } v \}$$

	Entity	Manipulation	Exposition
Gen _n	Definition	Occurrence	Downwards
Killn	Definition	Occurrence	Anvwhere

IIT Bombay

56/101

CS 618

Data Flow Equations for Reaching Definitions Analysis

Bit Vector Frameworks: Reaching Definitions Analysis


57/101

$$In_n = \begin{cases} BI & n \text{ is } Start \text{ block} \\ \bigcup_{p \in pred(n)} Out_p & \text{otherwise} \end{cases}$$
 $Out_n = Gen_n \cup (In_n - Kill_n)$ $BI = \{d_x : x = undef \mid x \in \mathbb{V}ar\}$

 In_n and Out_n are sets of definitions

Jul 2015 IIT Bombay


—



IIT Bombay

58/101

Tutorial Problem for Copy Propagation



IIT Bombay


58/101

CS 618

ion

58/101


Tatorial Froblem for Copy Fropagation



Jul 2015

CS 618

Tutorial Problem for Copy Propagation




print a

6

	Gen	Kill
n1	$\{a_1, b_1, c_1, n_1\}$	$\{a_0, a_1, a_2, a_3, b_0, b_1, c_0, c_1, n_0, n_1\}$
n2	Ø	Ø
n3	$\{a_2\}$	$\{a_0, a_1, a_2, a_3\}$
n4	Ø	Ø
n5	$\{a_3\}$	$\{a_0, a_1, a_2, a_3\}$
n6	Ø	Ø

Jul 2015 **IIT Bombay**

Tutorial Problem for Copy Propagation




	Gen	Kill
n1	$\{a_1, b_1, c_1, n_1\}$	$\{a_0, a_1, a_2, a_3, b_0, b_1, c_0, c_1, n_0, n_1\}$
n2	Ø	Ø
n3	$\{a_2\}$	$\{a_0, a_1, a_2, a_3\}$
n4	Ø	Ø
n5	$\{a_3\}$	$\{a_0, a_1, a_2, a_3\}$
n6	Ø	Ø

- Temporary variable t1 is ignored
- For variable v, v_0 denotes the definition v=?

This is used for defining BI


Tutorial Problem for Copy Propagation



	Gen	Kill
n1	$\{a_1, b_1, c_1, n_1\}$	$\{a_0, a_1, a_2, a_3, b_0, b_1, c_0, c_1, n_0, n_1\}$
n2	Ø	Ø
n3	$\{a_2\}$	$\{a_0, a_1, a_2, a_3\}$
n4	Ø	Ø
n5	$\{a_3\}$	$\{a_0, a_1, a_2, a_3\}$
n6	Ø	Ø

	Iteration $\#1$							
	In	Out						
n1	$\{a_0, b_0, c_0, n_0\}$	$\{a_1, b_1, c_1, n_1\}$						
n2	$\{a_1,b_1,c_1,n_1\}$	$\{a_1,b_1,c_1,n_1\}$						
n3	$\{a_1, b_1, c_1, n_1\}$	$\{a_2,b_1,c_1,n_1\}$						
n4	$\{a_1, b_1, c_1, n_1\}$	$\{a_1, b_1, c_1, n_1\}$						
n5	$\{a_1,b_1,c_1,n_1\}$	$\{a_3,b_1,c_1,n_1\}$						
n6	$\{a_1, a_3, b_1, c_1, n_1\}$	$\{a_1, a_3, b_1, c_1, n_1\}$						

Tutorial Problem for Copy Propagation



	Gen	Kill
n1	$\{a_1, b_1, c_1, n_1\}$	$\{a_0, a_1, a_2, a_3, b_0, b_1, c_0, c_1, n_0, n_1\}$
n2	Ø	Ø
n3	$\{a_2\}$	$\{a_0, a_1, a_2, a_3\}$
n4	Ø	Ø
n5	$\{a_3\}$	$\{a_0, a_1, a_2, a_3\}$
n6	Ø	Ø

	Iteration #2							
	In	Out						
n1	$\{a_0, b_0, c_0, n_0\}$	$\{a_1, b_1, c_1, n_1\}$						
n2	$\{a_1, a_2, b_1, c_1, n_1\}$	$\{a_1, a_2, b_1, c_1, n_1\}$						
n3	$\{a_1, a_2, b_1, c_1, n_1\}$	$\{a_2, b_1, c_1, n_1\}$						
n4	$\{a_1, a_2, b_1, c_1, n_1\}$	$\{a_1, a_2, b_1, c_1, n_1\}$						
n5	$\{a_1, a_2, b_1, c_1, n_1\}$	$\{a_3, b_1, c_1, n_1\}$						
n6	$\{a_1, a_2, a_3, b_1, c_1, n_1\}$	$\{a_1, a_2, a_3, b_1, c_1, n_1\}$						

 $\{a_1, a_2, b_1, c_1, n_1\}$ if (a>n) $F \{a_1, a_2, b_1, c_1, n_1\}$ $3 \mid a_2$: a = a+1 $\{a_1, a_2, b_1, c_1, n_1\}$ 4 | if (a≥12) $\{a_1, a_2, b_1, c_1, n_1\}$ $\{a_1, a_2, a_3, b_1, c_1, n_1\}$ print a

IIT Bombay

Jul 2015

6

1 $b_1: b = 2$ $c_1: c = 3$ $n_1: n = 6$ $\sqrt{\{a_1, a_2, b_1, c_1, n_1\}}$ 2 if (a>n)

• RHS of n_1 is constant and hence cannot change

 $F \{a_1, a_2, b_1, c_1, n_1\}$ $3 \mid a_2$: a = a+1 $\{a_1, a_2, b_1, c_1, n_1\}$ 4 | if (a≥12) $\{a_1, a_2, b_1, c_1, n_1\}$ $\{a_1, a_2, a_3, b_1, c_1, n_1\}$ print a 6

IIT Bombay

```
\{a_1, a_2, b_1, c_1, n_1\}
    if (a>6)
                 F \{a_1, a_2, b_1, c_1, n_1\}
      3 \mid a_2: a = a+1
        \{a_1, a_2, b_1, c_1, n_1\}
4 | if (a≥12)
                   \{a_1, a_2, b_1, c_1, n_1\}
```

 $\{a_1, a_2, a_3, b_1, c_1, n_1\}$

CS 618

6

print a

- RHS of n_1 is constant and hence cannot change
 - In block 2, n can be replaced by 6

IIT Bombay

60/101

Jul 2015 IIT Bon

y 6

60/101

a_1 : a = 4

 $\{a_1, a_2, b_1, c_1, n_1\}$ if (a>6) $F \{a_1, a_2, b_1, c_1, n_1\}$ $3 \mid a_2$: a = a+1 $\{a_1, a_2, b_1, c_1, n_1\}$ 4 | if (a≥12) $\{a_1, a_2, b_1, c_1, n_1\}$

 $\{a_1, a_2, a_3, b_1, c_1, n_1\}$

cannot change

RHS of n₁ is constant and hence

- In block 2, n can be replaced by 6
- RHS of b_1 and c_1 are constant and hence cannot change

IIT Bombay

Jul 2015

6

print a

CS 618

 $\bigcup \{a_1, a_2, b_1, c_1, n_1\}$ if (a>6) $F \{a_1, a_2, b_1, c_1, n_1\}$ $3 \mid a_2$: a = a+1 $\{a_1, a_2, b_1, c_1, n_1\}$ 4 | if (a≥12)

CS 618

6

print a

 $\{a_1, a_2, b_1, c_1, n_1\}$

 $\{a_1, a_2, a_3, b_1, c_1, n_1\}$

- hence cannot change

RHS of n₁ is constant and hence

In block 2, n can be replaced by 6

RHS of b_1 and c_1 are constant and

cannot change

• In block 6, b can be replaced by 2 and c can be replaced by 3


60/101

Jul 2015 IIT Bombay

61/101

CS 618

Jul 2015 IIT Bombay



So what is the advantage?

Jul 2015 IIT Bombay

So what is the advantage?

Dead Code Elimination

{a} 4 | if (a≥12) print a 6

if (a>6)

IIT Bombay

61/101

So what is the advantage?

Dead Code Elimination

• Only a is live at the exit of 1

print a

if (a>6)

IIT Bombay

Jul 2015

6

So what is the advantage?

Dead Code Elimination

- Only a is live at the exit of 1

if (a>6)

• Assignments of b, c, and n are dead code

Jul 2015 IIT Bombay

61/101

{a}

CS 618

if (a > 6)

{a}

print a

6

4 | if (a≥12)

- Only a is live at the exit of 1
- Assignments of b, c, and n are dead code
- Can be deleted

So what is the advantage?

Dead Code Elimination

Jul 2015 **IIT Bombay**

Part 6

Anticipable Expressions Analysis

Defining Anticipable Expressions Analysis


- An expression e is anticipable at a program point p, if every path from p to the program exit contains an evaluation of e which is not preceded by a redefinition of any operand of e.
- Application : Safety of Code Placement



62/101

CS 618

Safety of Code Placement




Placing a/b at the exit of 1 is unsafe (\equiv can change the behaviour of the optimized program)


IIT Bombay

63/101

Safety of Code Placement



Placing a/b at the exit of 1 is unsafe (\equiv can change the behaviour of the optimized program)




Jul 2015 IIT Bombay

True

CS 618

Safety of Code Placement



Placing a/b at the exit of 1 is unsafe (≡ can change the behaviour of the

optimized program)

A guarded computation of an expression should not be converted to an unguarded computation

Jul 2015 IIT Bombay

Defining Data Flow Analysis for Anticipable Expressions Analysis

 $Gen_n = \{e \mid \text{ expression } e \text{ is evaluated in basic block } n \text{ and } \}$ this evaluation is not preceded (within n) by a definition of any operand of e

 $Kill_n = \{e \mid \text{basic block } n \text{ contains a definition of an operand of } e\}$

	Entity	Manipulation	Exposition
		·	•
Gen_n	Expression	Use	Upwards
Kill	Expression	Modification	Anywhere

64/101

CS 618

Bit Vector Frameworks: Anticipable Expressions Analysis

$$Out_n = \left\{ egin{array}{ll} BI & n ext{ is } End ext{ block} \\ \bigcap_{s \in succ(n)} In_s & ext{ otherwise} \end{array}
ight.$$

 $In_n = Gen_n \cup (Out_n - Kill_n)$

 In_n and Out_n are sets of expressions


Jul 2015 IIT Bombay



65/101

CS 618

Tutorial Problem 1 for Anticipable Expressions Analysis



 $\mathbb{E}\mathsf{xpr} = \{\ a*b,\ b+c,b-c\ \}$


Jul 2015 IIT Bombay

	Local			Global Information				
Block	Inform	nation	Iteration $\#\ 1$		Change in iteration #			
	Gen _n	Kill _n	Out _n	Inn	Outn	In _n		
n ₆	110	000						
n_5	001	000						
<i>n</i> ₄	010	011						
<i>n</i> ₃	010	100						
n_2	001	011						
n ₁	000	111						

	Lo	cal	Global Information				
Block	Inform	nation	Iteration $\#~1$		Change in iteration #		
	Gen _n	Kill _n	Out _n	Inn	Outn	In _n	
<i>n</i> ₆	110	000	000	110			
<i>n</i> ₅	001	000	110	111			
<i>n</i> ₄	010	011	111	110			
<i>n</i> ₃	010	100	110	010			
n_2	001	011	010	001			
n ₁	000	111	001	000			

	Local		Global Information				
Block	Inform	nation	Iteration # 1		Change in iteration $\#$		
	Gen _n	Kill _n	Outn	In _n	Outn	In _n	
<i>n</i> ₆	110	000	000	110			
<i>n</i> ₅	001	000	110	111			
<i>n</i> ₄	010	011	111	110	001	010	
<i>n</i> ₃	010	100	110	010			
n_2	001	011	010	001			
<i>n</i> ₁	000	111	001	000			

Tutorial Problem 2 for Anticipable Expressions Analysis



 $\mathbb{E}\mathsf{xpr} = \{ \ a*b, \ c+d \ \}$

CS 618

Jul 2015 IIT Bombay

- 1								
	Local			Global Information				
	Block	Inform	nation	Iteration $\#\ 1$		Change in iteration $\#$		
		Gen _n	Kill _n	Out _n	Inn	Outn	In _n	
	<i>n</i> ₆	10	00					
	<i>n</i> ₅	01	11					
	<i>n</i> ₄	00	00					
	n ₃	10	01					
	n_2	10	10					
	n ₁	10	01					

	Local		Global Information				
Block	Inform	nation	Iteration # 1		Change in iteration #		
	Gen _n	Kill _n	Outn	Inn	Outn	In _n	
<i>n</i> ₆	10	00	00	10			
<i>n</i> ₅	01	11	10	01			
<i>n</i> ₄	00	00	01	01			
<i>n</i> ₃	10	01	01	10			
n_2	10	10	01	11			
n ₁	10	01	10	10			

	Local		Global Information			
Block	ck Information		Iteration # 1		Change in iteration # 2	
	Gen _n	Kill _n	Outn	Inn	Outn	In _n
<i>n</i> ₆	10	00	00	10		
<i>n</i> ₅	01	11	10	01	00	
n ₄	00	00	01	01	00	00
n ₃	10	01	01	10	00	
n_2	10	10	01	11		
<i>n</i> ₁	10	01	10	10		



Part 7

Common Features of Bit Vector Data Flow Frameworks

Defining Local Data Flow Properties

• Live variables analysis

	Entity	Manipulation	Exposition
Gen _n Variable		Use	Upwards
Kill _n	Variable	Modification	Anywhere

Analysis of expressions

	Entity	Manipulation	Exposition		
	Littly	iviailipulation	Availability	Anticipability	
Genn	Expression	Use	Downwards	Upwards	
Kill	Expression	Modification	Anvwhere	Anvwhere	

CS 618

$$X_i = f(Y_i)$$

 $Y_i = \prod X_j$


Bit Vector Frameworks: Common Features of Bit Vector Frameworks

Common Form of Data Flow Equations

$$\prod X_j$$


CS 618

Common Form of Data Flow Equations




Jul 2015 IIT Bombay

Common Form of Data Flow Equations




Jul 2015 IIT Bomba


Common Form of Data Flow Equations





Jul 2015 **IIT Bombay**


	Confluence	
	Union	Intersection
Forward	Reaching Definitions	Available Expressions
Backward	Live Variables	Anticipable Expressions
Bidirectional		Partial Redundancy Elimination
(limited)		(Original M-R Formulation)















IIT Bombay



Liveness

Sequence of blocks $(n_1, n_2, ..., n_k)$ which is a prefix of some potential execution path starting at n_1 such that:

- n_k contains an upwards exposed use of v, and
- no other block on the path contains an assignment to v.



Anticipability

Sequence of blocks $(n_1, n_2, ..., n_k)$ which is a prefix of some potential execution path starting at n_1 such that:


- n_k contains an upwards exposed use of a * b, and
- no other block on the path contains an assignment to a or b, and
- every path starting at n_1 is an anticipability path of a * b.

Sequence of blocks $(n_1, n_2, ..., n_k)$ which is a prefix of some potential execution path starting at n_1 such that:

use of a * b, andno other block on the path

n₁ contains a downwards exposed

- no other block on the path contains an assignment to a or b, and
- every path ending at n_k is an availability path of a * b.




Availability


Jul 2015 IIT Bombay

Sequence of blocks $(n_1, n_2, ..., n_k)$ which is a prefix of some potential execution path starting at n_1 such that:

- n₁ contains a downwards exposed use of a * b, and
- no other block on the path contains an assignment to a or b.




Partial Availability



Jul 2015 IIT Bombay


Part 9

Partial Redundancy Elimination




Jul 2015 IIT Bombay


Precursor: Common Subexpression Elimination



Precursor: Common Subexpression Elimination




Precursor: Common Subexpression Elimination



Jul 2015 IIT Bombay


Precursor: Common Subexpression Elimination



Jul 2015 IIT Bombay

Partial Redundancy Elimination

CS 618




Jul 2015

75/101

Partial Redundancy Elimination


75/101

CS 618




Jul 2015 **IIT Bombay**

Partial Redundancy Elimination



CS 618


Partial Redundancy Elimination 2015-16



- Computation of a * b in 4 is
 - redundant along path $1 \rightarrow 2 \rightarrow 4$, but ...
 - not redundant along path $1 \rightarrow 3 \rightarrow 4$

IIT Bombay


75/101



Jul 2015

CS 618

76/101



- of 2015-16 Computation of a * b in 3 becomes totally redundant
- Ean be deleted

IIT Bombay

PRE Subsumes Loop Invariant Movement

77/101

IIT Bombay

CS 618

Jul 2015

77/101

CS 618

PRE Subsumes Loop Invariant Movement

Bit Vector Frameworks: Partial Redundancy Elimination

Juded for cs618 of 2015-16 What's that? a = b * c

Jul 2015

IIT Bombay

77/101


CS 618


PRE Subsumes Loop Invariant Movement

Bit Vector Frameworks: Partial Redundancy Elimination

cs618 of 2015-16 What's that? Translate to a = b * cudéd

FILE Substitutes Loop invariant inovement





PRE Subsumes Loop Invariant Movement


78/101

IIT Bombay

CS 618


Jul 2015

PRE Subsumes Loop Invariant Movement




78/101

FRE Subsumes Loop invariant wovernent




79/101



Jul 2015

PRE Can be Used for Strength Reduction




- * In the loop has been replaced by |
- i = i + 1 in the loop has been eliminated


79/101

CS 618


PRE Can be Used for Strength Reduction



PRE Can be Used for Strength Reduction




PRE Can be Used for Strength Reduction



- Delete i = i + 1loop invariant

Hoist it and increment t1 in the loop

PRE Can be Used for Strength Reduction



Delete i = i + 1Expression i * 4 becomes

Hoist it and increment t1 in

loop invariant


the loop

- ullet * in the loop has been replaced by +
- i = i + 1 in the loop has been eliminated


- 1. Identify partial redundancies
- f 2015-16 2. Identify program points where computations can be inserted
- 3. Insert expressions
- 4. Partial redundancies become total redundancies \Longrightarrow Delete them.

Morel-Renvoise Algorithm (CACM, 1979.) Excludi


IIT Bomba




ullet An expression can be safely inserted at a program point p if it is



• An expression can be safely inserted at a program point p if it is




• An expression can be safely inserted at a program point p if it is



- If it is available at p, then there is no need to insert it at p.
- If it is anticipable at pthen all such occurrences should be hoisted to p.


IIT Bombay

• An expression can be safely inserted at a program point p if it is



- If it is available at p, then there is no need to insert it at p.
- If it is anticipable at p then all such occurrences should be hoisted to p.
- ► An expression should be hoisted to p provided it can be hoisted to p along all paths from p to exit.

Jul 2015



82/101

or hoisting to the exit of a block of 2015. The exit of 20

Bit Vector Frameworks: Partial Redundancy Elimination


Safety of Hoisting an Expression



Jul 2015 IIT Bombay

Bit Vector Frameworks: Partial Redundancy Elimination

Safety of Hoisting an Expression



Jul 2015 IIT Bombay


82/101


Safety of Hoisting an Expression

- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block

Safety of hoisting out of the entry of a block


Jul 2015 **IIT Bombay**





- Safety of hoisting to the entry of a block
 - S.2 Hoist only S.2.a it is upwards exposed, or
- Safety of hoisting out of the entry of a block


Jul 2015 **IIT Bombay**



Safety of hoisting to the exit of a block

- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a dt supwards exposed, or S.2b it can be hoisted to its exit and is transparent in the block
- Safety of hoisting out of the entry of a block

Jul 2015 IIT Bombay



Safety of hoisting to the exit of a block


• Safety of hoisting to the entry of a block

Safety of hoisting out of the entry of a block

S.3 Hoist only if for each predecessor S.3.a it can be hoisted to its exit, or

IIT Bomba

CS 618




Safety of hoisting to the exit of a block

• Safety of hoisting to the entry of a block

Safety of hoisting out of the entry of a block


S.3 Hoist only if for each predecessor S.3.a it can be hoisted to its exit, or S.3.b it is available at its exit.

IIT Bomba




- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only
 - S.2.a it is upwards exposed, or .2b it can be hoisted to its exit and is transparent in the block
- Safety of hoisting out of the entry of a block
 - S.3 Hoist only if for each predecessor
 - S.3.a it can be hoisted to its exit, or S.3.b it is available at its exit.

Jul 2015



- Safety of hoisting to the exit a block
 - S.1 Hoist only if it can ticipabil entries of all sug
- Safety of hoisting entry of a block
 - S.2 Hoist a
 - ards exposed, or be hoisted to its exit and is transparent in the block
- Safety of hoisting out of the entry of a block
 - S.3 Hoist only if for each predecessor S.3.a it can be hoisted to its exit, or S.3.b it is available at its exit.

IIT Bombay




- Safety of hoisting to the exit Sa block
 - S.1 Hoist only if it can ticipabil entries of all sug
- Safety of hoisting entry of a block
 - S.2 Hoist a ards exposed, or be hoisted to its exit and is
- transparent in the block Safety of hoisting out of the entry of a block
 - S.3 Hoist only if fg predecessor S.3.a it can be ed to its exit, or S.3.b it is available at its exit.

IIT Bombay

Jul 2015


Anticipability and Code Hoisting



- What is the meaning of the assertion
- "a * b is anticipable at program point p"
 - a * b is computed along every path from p to End before a or b are modified
 - The value computed at p would be same as the next value computed on any path
 - a * b can be safely inserted at p


IIT Bombay

Anticipability and Code Hoisting



- What is the meaning of the assertion
 - "a * b is anticipable at program point p"
 - a * b is computed along every path from p to End before a or b are modified
 - The value computed at p would be same as the pext value computed on any path
 - a * b can be safely inserted at p
- It does not say that the subsequent computations of a * b can be deleted (Expression may not be available at the subsequent points)

Anticipability and Code Hoisting




- What is the meaning of the assertion
 - "a * b is anticipable at program point p"
 - a * b is computed along every path from p to End before a or b are modified
 - The value computed at p would be same as the next value computed on any path
 - a * b can be safely inserted at p
 - It does not say that the subsequent computations of a*b can be deleted (Expression may not be available at the subsequent points)
- Hoisting involves
 - making the expressions available and
 - deleting their subsequent computations

Jul 2015 IIT Bombay

Bit Vector Frameworks: Partial Redundancy Elimination

CS 618




Jul 2015 **IIT Bombay**


84/101

CS 618

Bit Vector Frameworks: Partial Redundancy Elimination A Comparison of Anticipability and Hoistability





Jul 2015 **IIT Bombay**




Jul 2015


CS 618







CS 618












CS 618





Hoist an expression to the entry of a block only if it can be hoisted out of the block into all predecessor blocks


Revised Safety Criteria of Hoisting an Expression



- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only
 - S.2.a it is upwards exposed, or 2bolt can be hoisted to its exit and is transparent in the block
- Safety of hoisting out of the entry of a block
 - S.3 Hoist only if for each predecessor S.3.a it can be hoisted to its exit, or

S.3.b it is available at its exit.


Revised Safety Criteria of Hoisting an Expression



- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or
 - S.2.b it can be hoisted to its exit and is transparent in the block
- Safety of hoisting out of the entry of a block
 - S.3 Hoist only if for each predecessor
 - S.3.a it can be hoisted to its exit, or
 - S.3.b it is available at its exit.

Jul 2015 IIT Bomba

Revised Safety Criteria of Hoisting an Expression



- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or
 - S.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor
 - S.3.a it can be hoisted to its exit, or
 - S.3.b it is available at its exit.

IIT Bombay

Bit Vector Frameworks: Partial Redundancy Elimination


Desirability of Hoisting an Expression


86/101

CS 618

Jul 2015 **IIT Bombay**

Desirability of Hoisting an Expression





Jul 2015 **IIT Bombay**

Final Hoisting Criteria

- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or S.2.b it can be hoisted to its exit and is
 - transparent in the block S.3 Hoist only if for each predecessor
 - S.3.a it can be noisted to its exit, or S.3.b it is available at its exit.
 - Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available

of 2015-16

CS 618

From Hoisting Criteria to Data Flow Equations (1)

First Level Global Data Flow Properties in PRE

Partial Availability.

Global Data Flow Properties in PRE

Availability.

$$PavIn_n = \begin{cases} BI & n \text{ is } Start \text{ block} \\ PavOut_p & \text{otherwise} \end{cases}$$

$$PavOut_n = Gen_n \cup (PavIn_n - Kill_n)$$
Availability.

$$PavOut_n = Gen_n \cup (PavIn_n - Kill_n)$$
• Total Availability.
$$AvIn_n = \begin{cases} BI & n \text{ is } Start \text{ block} \\ \bigcap_{p \in pred(n)} AvOut_p & \text{otherwise} \end{cases}$$

$$AvOut_n = Gen_n \cup (AvIn_n - Kill_n)$$

$$AvOut_n = Gen_n \cup (AvIn_n - Kill_n)$$

- Safety of hoisting to the exit of a block
- of 2015-16 S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or
 - S.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor
 - S.3.a it can be hoisted to its exit, or S.3.b it is available at its exit.
- Desirability of hoisting to the entry of a block
 - Hoist only if it is partially available



- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or
 - S.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor
 - S.3.a it can be hoisted to its exit, or
 - S.3.b it is available at its exit.
- Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available



- Safety of hoisting to the exit of a block
 - 5.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or
 - S.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor
 - S.3.a it can be hoisted to its exit, or
 - S.3.b it is available at its exit.
- Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available



- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, orS.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor
 S.3.a it can be hoisted to its exit, or
 S.3.b it is available at its exit
- Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available

2 Unit of the second

 $\forall s \in succ(n)$,

 $In_n \subseteq AntGen_n \cup \\
(Out_n - Kill_n)$

- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, orS.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor
 S.3.a it can be hoisted to its exit, or
 S.3.b it is available at its exit.
- Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available

 $In_n \subseteq AntGen_n \cup (Out_n - Kill_n)$

 $\forall s \in succ(n)$,

 $(Out_n - Kill_n)$ $\forall p \in pred(n),$ $In_n \subseteq AvOut_p \cup Out_n$

IIT Bomb

- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or S.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor S.3.a it can be hoisted to its exit, or S.3 b it is available at its exit.
- Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available

 $In_n \subset AntGen_n \cup$ $(Out_n - Kill_n)$


 $\forall s \in succ(n)$,

$$\forall p \in pred(n),$$
 $In_n \subseteq AvOut_p \cup Out_p$

 $In_n \subset PavIn_n$



- Safety of hoisting to the exit of a block
 - S.1 Hoist only if it can be hoisted out of the entries of all successor blocks
- Safety of hoisting to the entry of a block
 - S.2 Hoist only if
 - S.2.a it is upwards exposed, or S.2.b it can be hoisted to its exit and is transparent in the block
 - S.3 Hoist only if for each predecessor S.3.a it can be hoisted to its exit, or S.3 b it is available at its exit.
- Desirability of hoisting to the entry of a block
 - D.1 Hoist only if it is partially available



$$\frac{\mathsf{In}_n}{\mathsf{Out}_n - \mathsf{Kill}_n} \subseteq \mathsf{AntGen}_n \cup \mathsf{Out}_n - \mathsf{Kill}_n)$$

$$\forall p \in pred(n),$$

$$\boxed{ In_n \subseteq AvOut_p \cup Out_p }$$

$$In_n \subseteq PavIn_n$$



Bit Vector Frameworks: Partial Redundancy Elimination

From Hoisting Criteria to Data Flow Equations (3)

90/101

CS 618

Jul 2015 IIT Bomba

 $ln_n \subseteq AvOut$ Out

 $\forall p \in pred(n)$,

Bit Vector Frameworks: Partial Redundancy Elimination

From Hoisting Criteria to Data Flow Equations (3)

 $(Out_n - Kill_n)$ $In_n \subseteq AvOut_{Out_n}$ $\forall p \in pred(n)$,

 $In_n \subseteq AntGen_n \cup$

largest such set

Find out the

Jul 2015

CS 618

Desirability: D.1

Pavln_n

 $\forall s \in succ(n),$ $Out_n \subseteq In_s$ $In_n \subseteq AntGen_n \cup$ $(Out_n - Kill_n)$ $\forall p \in pred(p)$ $In_n \neq AvOut_n$

FOR

 $In_n \subseteq Pavln_n$ Expressions should be partially available, and

Bit Vector Frameworks: Partial Redundancy Elimination

From Hoisting Criteria to Data Flow Equations (3)

Expressions should be upwards exposed, or

Jul 2015

 $\forall p \in pred(n)$,

 $In_n \subseteq AvOut_n$

CS 618

IIT Bombay

 $PavIn_n \cap \left(AntGen_n \cup \left(Out_n - Kill_n\right)\right)$

$\forall s \in succ(n),$ $Out_n \subseteq In_s$ Safety: S.2.b

 $\forall p \in pred(n), \\ In_n \subseteq AvOut_{\sigma}$ Out


 $In_n \subseteq AntGen_n \cup$

 $(Out_n - Kill_n)$

Jul 2015 IIT Bombay

Expressions can be hoisted to the exit and are transparent in the block

Safety: S.3.b $\forall s \in succ(n),$ $Out_n \subseteq In_s$





 $\forall s \in succ(n),$ $Out_n \subseteq In_s$

 $In_n \subseteq AntGen_n \cup$

 $\forall p \in pred(n)$,

 $(Out_n - Kill_n)$

 $In_n \subseteq \overline{AvOut_p} \cup \overline{Out_p}$

90/101

 $AntGen_n \cup (Out_n - Kill_n)$

p∈pred(n)

Safety: S.3.a

Jul 2015 IIT Bombay

... expressions are available at the exit of the same predecessor

Bit Vector Frameworks: Partial Redundancy Elimination

$$In_n \subseteq AntGen_n \cup (Out_n - Kill_n)$$
 $\forall p \in pred(n), \quad In_n \subseteq AvOut_n$

 $Out_n \subseteq In_s$

 $In_n \subseteq PavIn_n$ Boundary condition

CS 618

 $\left(\begin{array}{cc} \textit{AntGen}_n \ \cup \ \left(\textit{Out}_n - \textit{Kill}_n\right) \end{array}\right)$ $\textit{Out}_p \ \cup \ \textit{AvOut}_p \end{array}\right)$

CS 618

 $In_n \subseteq AntGen_n \cup$

 $(Out_n - Kill_n)$

 $\forall p \in pred(n)$, $In_n \subseteq AvOut_n$

 $Out_n \subseteq In_s$

Safety: S.1

From Hoisting Criteria to Data Flow Equations (3)

 $Qut_p \cup AvOut_p$

otherwise

n is End block

 $AntGen_n \cup (Out_n - Kill_n)$

Expressions should be hoisted to the exit of a block if they can be hoisted to the entry of all successors

Jul 2015

IIT Bomba

CS 618

 $\forall s \in succ(n),$ $Out_n \subseteq In_s$

 $\forall p \in pred(n)$,

 $In_n \subseteq AvOut_n$

$$In_n \subseteq AntGen_n \cup \ (Out_n - Kill_n)$$

 $\left(\begin{array}{ccc} \textit{AntGen}_n \ \cup \ \left(\textit{Out}_n - \textit{Kill}_n \right) \end{array} \right)$ $\textit{Out}_p \ \cup \ \textit{AvOut}_p \end{array} \right)$ BI n is End block In_s otherwise

Bit Vector Frameworks: Partial Redundancy Elimination

Jul 2015

Anticipability and PRE (Hoistability) Data Flow Equations

CS 618

Anticipability and PRE (Hoistability) Data Flow Equations

Anticipability and PRE (Hoistability) Data Flow Equations

Anticipability PRE Hoistability $In_n = PavIn_n \cap (AntGen_n \cup (Out_n - Kill_n))$ $In_n = AntGen_n \cup (Out_n - Kill_n)$ $\bigcap_{p \in pred(n)} (Out_p \cup AvOut_p)$ $Out_n = \left\{ \begin{array}{ll} BI & n \text{ is } End \text{ block} \\ \bigcap_{s \in succ(n)} In_s & \text{otherwise} \end{array} \right. \quad Out_n = \left\{ \begin{array}{ll} BI & n \text{ is } End \text{ block} \\ \bigcap_{s \in succ(n)} In_s & \text{otherwise} \end{array} \right.$

Jul 2015 IIT Bombay

Anticipability and PRE (Hoistability) Data Flow Equations

Anticipability PRE Hoistability $In_n = \underset{p \in pred(n)}{PavIn_n} \cap (AntGen_n \cup (Out_n - Kill_n)) \qquad In_n = AntGen_n \cup (Out_n - Kill_n)$ $Out_n = \left\{ \begin{array}{ll} BI & n \text{ is } End \text{ block} \\ \bigcap_{s \in succ(n)} In_s & \text{otherwise} \end{array} \right. \quad Out_n = \left\{ \begin{array}{ll} BI & n \text{ is } End \text{ block} \\ \bigcap_{s \in succ(n)} In_s & \text{otherwise} \end{array} \right.$

Anticipability PRE Hoistability $In_n = \underset{p \in pred(n)}{PavIn_n} \cap (AntGen_n \cup (Out_n - Kill_n)) \qquad In_n = AntGen_n \cup (Out_n - Kill_n)$ $Out_n = \begin{cases} BI & n \text{ is } End \text{ block} \\ \bigcap_{s \in succ(n)} In_s & \text{otherwise} \end{cases} Out_n = \begin{cases} BI & n \text{ is } End \text{ block} \\ \bigcap_{s \in succ(n)} In_s & \text{otherwise} \end{cases}$ PRE Hoistability is anticipability restricted by

IIT Bombay Jul 2015

Anticipability and PRE (Hoistability) Data Flow Equations

$$In_{n} = PavIn_{n} \cap (AntGen_{n} \cup (Out_{n} - Kill_{n}))$$

$$Out_{n} = \begin{cases} Out_{p} \cup AvOut_{p} \\ Out_{n} = \begin{cases} Out_{n} \cup (Out_{n} - Kill_{n}) \\ Out_{n} = (Out_{n} - Kill_{n}) \\ O$$

PRE Hoistability

IIT Bombay

Deletion Criteria in PRE

- An expression is redundant in node *n* if
 - ▶ it can be placed at the entry (i.e. can be "hoisted" out) of n, AND
 - \blacktriangleright it is upwards exposed in node n.

$$Redundant_n = In_n \cap AntGen_n$$

- A hoisting path for an expression e begins at n if $e \in Redundant_n$
- This hoisting path extends against the control flow.

IIT Bombay

Insertion Criteria in PRE

- An expression is inserted at the exit of node *n* is
 - it can be placed at the exit of n, AND
 - ▶ it is not available at the exit of n, AND
 - ▶ it cannot be hoisted out of *n*, QR it is modified in *n*.


$$\mathit{Insert}_n = \mathit{Out}_n \cap (\neg \mathit{AvOut}_n) \cap (\neg \mathit{In}_n \cup \mathit{Kill}_n)$$

• A hoisting path for an expression e ends at n if $e \in \mathit{Insert}_n$




CS 618

Bit Vector Frameworks: Partial Redundancy Elimination



Performing PRE by Computing In/Out: Simple Cases (1)



			- 4								
ode	Fir	lnit.		lter. 1		Iter. 2		Redund.	Incort		
N	AntGen	Kill Pavln	AvOut	Out	In	Out	In	Out	In	rtedulid.	1113611
2		.100									
1											


Jul 2015

94/101

15-16

CS 618


Performing PRE by Computing In/Out: Simple Cases (1)



ode						Init. Iter. 1		Iter. 2		Redund.	Incart	
No	AntGen	Kill	PayIn	AvOut	Out	In	Out	In	Out	In	reduiid.	1113611
2	1	0	Ĭ	1								
1	1	0	0	1								

Jul 2015 IIT Bombay


Performing PRE by Computing In/Out: Simple Cases (1)



	de	Fire	Init	Init. Iter. 1		Iter. 2		Redund.	Insert				
	N	AntGen	Kill	Pavln	AvOut	Out	In	Out	In	Out	In	rtedulia.	1113611
ĺ	2	1	0	Ĭ	1	0	1						
ĺ	1	1	0	0	1	1	1						

Jul 2015 **IIT Bombay**

Performing PRE by Computing In/Out: Simple Cases (1)



C	5	3 "					
Init		Iter.	er. 1 Iter. 2			Redund	Incart
Out	In	Out	In	Out	In	rteduna.	msert


	Redund. I Insert I
AntGen Kill Pavla AvOut Out In Out In Ou	t In
2 1 0 1 1 0 1 0 1	
1 1 0 0 1 1 1 1 0	

Jul 2015

a)

15-16


Performing PRE by Computing In/Out: Simple Cases (1)



de	Fire	Init. Iter. 1		Iter. 2		Redund.	Insert					
No	AntGen	Kill	Pavln	AvOut	Out	In	Out	In	Out	In	rtedulid.	1113611
2	1	0	I	1	0	1	0	1	0	1		
1	1	0	0	1	1	1	1	0	1	0		

Jul 2015 IIT Bombay

Performing PRE by Computing In/Out: Simple Cases (1)




ode	First Level Values					Init.		lter. 1		2	Redund.	Insert
ž	AntGen	Kill	Pavln	AvOut	Out	In	Out	In	Out	In	reduiid.	1113616
2	1	0	1	1	0	1	0	1	0	1	1	0
1	1	0	0	1	1	1	1	0	1	0	0	0

Jul 2015 IIT Bombay

0

Performing PRE by Computing In/Out: Simple Cases (1)




This is an instance of Common Subexpression Elimination

0

Jul 2015 IIT Bombay


0



Jul 2015

95/101

Performing PRE by Computing In/Out: Simple Cases (2)




3

0

0


0

Performing PRE by Computing In/Out: Simple Cases (2)




Jul 2015 **IIT Bombay**

Performing PRE by Computing In/Out: Simple Cases (2)




ode	Fire	First Level Values					Iter.	1	lter.	2	Redund.	Incart
ž	AntGen	Kill	PavIn	AvOut	Out	In	Out	In	Out	In	rtedulia.	mocre
4	1	0	Y	1	0	1						
3	0	1	0	0	1	1						
2		0	0	1	1	1						
1	0	0	0	0	1	1						

Performing PRE by Computing In/Out: Simple Cases (2)




- 1 -	ode	Fire	lnit	Ξ.	lter.	1	lter.	2	Redund.	Incart			
Ŀ	ž	AntGen	Kill	PavIn	AvOut	Out	In	Out	In	Out	In	rtedulia.	moere
Г	4	1	0	Υ	1	0	1	0	1				
	3	0	1	0	0	1	1	1	0				
	2 ∢	いた	0	0	1	1	1	1	0				
	1	O	0	0	0	1	1	0	0				

Performing PRE by Computing In/Out: Simple Cases (2)



				W								
ode	Fir	Init.		lter. 1		Iter. 2		Redund.	Incort			
ž	AntGen	Kill	PavIn	AvOut	Out	In	Out	In	Out	In	rreduiid.	mocrt
4	1	0	Υ	1	0	1	0	1	0	1		
3	0	1	0	0	1	1	1	0	1	0		
2 €	540	0	0	1	1	1	1	0	1	0		
1	0	0	0	0	1	1	0	0	0	0		

Performing PRE by Computing In/Out: Simple Cases (2)




		1										
ode	Fir	First Level Values					lter.	1	lter.	2	Redund.	Incart
ž	AntGen	Kill	PavIn	AvOut	Out	In	Out	In	Out	In	rtedulid.	mocre
4	1	0	ĭ	1	0	1	0	1	0	1	1	0
3	0	1	0	0	1	1	1	0	1	0	0	1
2		0	0	1	1	1	1	0	1	0	0	0
1	V 0	0	0	0	1	1	0	0	0	0	0	0

Bit Vector Frameworks: Partial Redundancy Elimination


CS 618

96/101



Jul 2015 **IIT Bombay**


Performing PRE by Computing In/Out: Simple Cases (3)



Jul 2015

96/101

Performing PRE by Computing In/Out: Simple Cases (3)



Jul 2015

96/101


3

0

0

0


Performing PRE by Computing In/Out: Simple Cases (3)



Jul 2015 **IIT Bombay**

3

Performing PRE by Computing In/Out: Simple Cases (3)



0

0

0

Jul 2015 **IIT Bombay**


0

0

0

3


Performing PRE by Computing In/Out: Simple Cases (3)



Jul 2015 **IIT Bombay**


96/101

Performing PRE by Computing In/Out: Simple Cases (3)



Jul 2015

96/101




Bit Vector Frameworks: Partial Redundancy Elimination

97/101


CS 618

Jul 2015 IIT Bombay



Jul 2015

IIT Bombay




Jul 2015


CS 618

IIT Bombay


CS 618



CS 618





Tutorial Problems for PRE




Jul 2015 **IIT Bombay**


CS 618









CS 618





Further Tutorial Problem for PRE



Let { <i>a</i> *	⋄ <i>b</i> , <i>b</i> ∗	$\{c\}\equiv bit$ s	string 11	15	16
Node n	Kill _n	Ant Gen _n	Pavlnn	$AvOut_n$	
1	00	000	00	00	
2	00	10	11	10	
3	10	00	11	00	
4	-00	00	11	10	
5	00	01	11	01	
6	00	00	11	01	

Compute $In_n/Out_n/Redundant_n/Insert_n$

Identify hoisting paths


98/101

Result of PRE Data Flow Analysis of the Running Example

Bit v	vector a	* b a + b	o a − b	a – c	b+c			5-	16				
<u> </u>	Global Information												
Block		stant nation	Iteratio	on # 1		ges in on #2	Chan, iteration						
	PavIn _n	$AvOut_n$	Outn	Inn	Out _n	In _n	Out_n	Inn					
<i>n</i> ₈	11111	00011	00000	00011	0 >			00001					
n_7	11101	11000	00011	01001	00001								
n_6	11101	11001	01001	01001			01000						
n_5	11101	11000	01001	01001		01000							
n_4	11100	10100	01001	11100		11000							
n ₃	11101	10000	01000	01001		00001							
n_2	10001	00010	00011	00000			00001						
n_1	00000	10001	00000	00000									




Hoisting Paths for Some Expressions in the Running e




Example


 n_2



Hoisting Paths for Some Expressions in the Running Example



Hoisting Paths for Some Expressions in the Running



b = a - c;


Excluded

 n_2

2015-16 $c = \overline{b + c}$; f(b+c); $n_7 | g(a+b);$ n₈

100/101

Hoisting Paths for Some Expressions in the Running Example



CS 618

Optimized Version of the Running Example

