

SPARC Instruction Set

CS 217

Sparc Instruction Set



- Instruction groups
 - load/store (ld, st, ...)
 - integer arithmetic (add, sub, ...)
 - bit-wise logical (and, or, xor, ...)
 - bit-wise shift (sll, srl, ...)
 - integer branch (be, bne, b1, bg, ...)
 - Trap (ta, te, ...)
 - control transfer (call, save, ...)
 - floating point (ldf, stf, fadds, fsubs, ...)
 - floating point branch (fbe, fbne, fbl, fbg, ...)

Load Instructions



• Move data from memory to a register

- Examples:
 - o ld [%i1],%g2
 - o ldud [%i1+%i2],%g3

11	dst	opcode	src1	0	ignore	src2	
OR							
11	dst	opcode	src1	1	simm1	3	
31	29	24	18	13	12	4	

Load Instructions



• Move data from memory to a register

∘ ld
$$\begin{bmatrix} u \\ h \\ d \end{bmatrix}$$
 {a} [address], reg

- Details
 - fetched byte/halfword is right-justified
 - leftmost bits are zero-filled or sign-extended
 - double-word loaded into register pair; most significant word in reg (must be even); least significant in reg+1
 - address must be appropriately aligned

Store Instructions



• Move data from a register to memory

- Examples:
 - o st %g1,[%o2]
 - o stb %g1,[%o2+o3]

11	dst	opcode	src1	0	ignore	src2	
OR							
11	dst	opcode	src1	1	simm13	3	
31	29	24	18	13	12	4	

Store Instructions



• Move data from a register to memory

- Details
 - rightmost bits of byte/halfword are stored
 - leftmost bits of byte/halfword are ignored
 - reg must be even when storing double words

Arithmetic Instructions



- Arithmetic operations on data in registers
 - ∘ add{x}{cc} src1, src2, dst

dst = src1 + src2

sub{x}{cc} src1, src2, dst

dst = src1 - src2

- Examples:
 - o add %o1,%o2,%g3
 - sub %i1,2,%g3
- Details
 - src1 and dst must be registers
 - src2 may be a register or a signed 13-bit immediate

10	dst	opcode	src1	0	ignore	src2
OR						
10 dst opcode src1 1 simm13				3		
31	29	24	18	13	12	4

Bitwise Logical Instructions



- Logical operations on data in registers
 - and{cc} src1, src2, dst

dst = src1 & src2

andn{cc} src1, src2, dst

 $dst = src1 \& \sim src2$

• or{cc} src1, src2, dst

 $dst = src1 \mid src2$

• orn{cc} src1, src2, dst

 $dst = src1 \mid \sim src2$

• xor{cc} src1, src2, dst

 $dst = src1 \land src2$

o xnor{cc} src1, src2, dst

dst = src1 ^ ~src2

10	dst	opcode	src1	0	ignore	rs2
OR						
10	dst	opcode	src1	1	simm1	3
31	29	24	18	13	12	4

Shift Instructions



• Shift bits of data in registers

$$\circ s \begin{bmatrix} 1 \\ r \end{bmatrix} \begin{bmatrix} 1 \\ a \end{bmatrix} src1, \begin{bmatrix} src2 \\ 0..31 \end{bmatrix}, dst \qquad SII: dst = src1 << src2; \\ sIr: dst = src1 >> src2;$$

- Details
 - do not modify condition codes
 - sll and srl fill with 0, sra fills with sign bit
 - no sla

10	dst	opcode	src1	0	ignore	src2
OR						
10	dst	opcode	src1	1	ignore	shift cnt
31	29	24	18	13	12	4

Floating Point Instructions



- Performed by floating point unit (FPU)
- Use 32 floating point registers: %f0...%f31
- Load and store instructions
 - Id [address],freg
 - Idd [address],freg
 - st freg,[address]
 - std freg,[address]
- Other instructions are FPU-specific
 - fmovs,fsqrt,fadd,fsub,fmul,fdiv,...

C Programs



C Code	Assembly code
x = a + 5000;	set a,%i1 (?) ld [%i1],%g1
	set 5000,%g2 (?)
	add %g1,%g2,%g1
	<pre>set x,%i1 (?) st %g1,[%i1]</pre>

Data Movement



How do we load a constant (e.g., address) into a register
 set value, dst?

Instruction format?

ор	dst	?
31	29	

Data Movement



• Loading a constant (e.g., address) into a register

```
sethi %hi(value),dst
or dst,%lo(value),dst
```

- Details
 - o if %hi(value) == 0, omit sethi
 o if %lo(value) == 0, omit or

sethi instruction format

00	ds	st	100	%hi(value)
31	29		24	21

Data Movement (cont)



• Example: direct addressing

• Faster alternative

```
sethi%hi(a),%g1
ld [%g1+%lo(a)],%g2
```

Example



C Code	Assembly code
x = a + 5000;	sethi%hi(a),%i1
	ld [%i1+%lo(a)],%g1
	sethi%hi(5000),%i1
	add %i1,%lo(5000),%g2
	add %g1,%g2,%g1
	sethi%hi(x),%i1
	st %g1,[%i1+%lo(x)]

Synthetic Instructions



• Implemented by assembler with one or more "real" instructions; also called <u>pseudo-instructions</u>

Synt	<u>hetic</u>	<u>Real</u>				
mov	src,dst	or %g0,src,dst				
clr	reg	add %g0,%g0,reg				
clr	[addr]	st %g0,[addr]				
neg	dst	<pre>sub %g0,dst,dst</pre>				
neg	src,dst	<pre>sub %g0,src,dst</pre>				
inc	dst	add dst,1,dst				
dec	dst	sub dst,1,dst				

Example Synthetic Instructions



- Complement
 - neg regnot regsub %g0,reg, regmor reg,%g0,reg
- Bit operations
 - btst bits, reg
 bset bits, reg
 bclr bits, reg
 btog bits, reg
 andcc reg, bits, %g0
 or reg, bits, reg
 andn reg, bits, reg
 xor reg, bits, reg

Summary



- Assembly language
 - Provides convenient symbolic representation
 - Translated into machine language by assembler
- Instruction set
 - Use scarce resources (instruction bits) as effectively as possible
 - Key to good architecture design