

mpu9250 -
we are communicating using SPI interface

SPI mode for mpu9250
supports SPI mode 0 ($CPOL=0$ & $CPHA=0$)
 $CPOL=0$ $\rightarrow$ when clock is idle
 $CPHA=0$ $\rightarrow$ Data is sampling on falling
edge of clock & shifted out on
the falling edge
• SPI works in full-duplex mode.

SPI Signals

• SCLK $\rightarrow$ serial clock (driver to FPGA)
• MOSI $\rightarrow$ master out slave in (FPGA $\rightarrow$ mpu9250)
• MISO $\rightarrow$ master in slave out (mpu9250 $\rightarrow$ FPGA)
• CS $\rightarrow$ chip select (active low)
 $\hookrightarrow$ to start communication
 MISO is transmitted first.

SPI Read operation

1. set $CS=0$ (start communication)
2. send the reg address with $MISO=1$ (read operation)
3. send dummy byte $[0x00]$, while receiving
 reg data.
4. set $CS=1$ (end communication)

01 MOSI [FPGA $\rightarrow$ MPU]

1. $0x75$

2. $0x00$

MISO [MPU $\rightarrow$ FPGA]

$0x80$ (read req)

$0x71$ (response)

SPI ^{write} ~~read~~ operation

1. Set CS = 0
2. Send the ~~required~~ address with MSB = 0 (w. R/W)
3. Send the data byte to be written
4. Set CS = 1.

Ex) writing to PWR-mgmt-1 (0x6B).

MOSI[^{PwrMgmt}mpu]

MISO[mpu-PwrMgmt]

0x00 [write PwrMgmt]

1. 0x6B

2. 0x01 [write PwrMgmt]

I/P

clk

reset

[7:0] tx-data

miso

FPGA to sensor

↓ miso-data = 0x3C

= 00111100

Sending
data.

← tx-data = 0x75

O/P

mosi

sclk

cs

[7:0] rx-data

busy

• Slave sends 0x3C via MISO

at each clk it will send bus

miso = miso-data [bus break]

master sends → 0x75 (01110101) (mosi)

slave rx → 0x3C (00111100) (miso)

Output seen → miso [sensor output]

given input → tx-data