ASSIGNMENT 2

COMPUTER ORGANISATION AND ARCHITECTURE LAB (IT 2272)


Aditya Badayalya IT 4th Semester 510819056 (Hy)

QUESTION 1:

DESIGN AND SIMULATE BEHAVIORAL MODEL OF A HALF ADDER:

```
VHDL Test Bench:
-- Testbench for HALF ADDER
library IEEE;
use IEEE.std logic 1164.all;
entity HALFADDER is
-- empty
end HALFADDER;
architecture tb of HALFADDER is
-- DUT component
component half adder is
port(
  a: in std_logic;
  b: in std logic;
  carry: out std logic;
  sum: out std logic);
end component;
signal a_in, b_in, carry_out, sum_out: std_logic;
begin
  -- Connect DUT
  DUT: half adder port map(a in, b in, carry out, sum out);
  process
  begin
    a_in <= '0';
   b in <= '0';
    wait for 1 ns;
    assert(carry_out='0' and sum_out='0') report "Fail 0/0"
severity error;
    a in <= '0';
   b in <= '1';
    wait for 1 ns;
```

```
assert(carry out='0' and sum out='1') report "Fail 0/0"
severity error;
    a in <= '1';
    b in <= '0';
    wait for 1 ns;
    assert(carry out='0' and sum out='1') report "Fail 0/0"
severity error;
   a in <= '1';
   b in <= '1';
    wait for 1 ns;
    assert(carry out='1' and sum out='0') report "Fail 0/0"
severity error;
   -- Clear inputs
  a in <= '0';
   b_in <= '0';
    assert false report "Test done." severity note;
    wait;
  end process;
end tb;
VHDL MODULE:
--HALF ADDER design
library IEEE;
use IEEE.std_logic_1164.all;
entity half adder is
port(
 a: in std logic;
  b: in std logic;
  carry: out std logic;
  sum: out std logic);
end half adder;
architecture behaviour of half adder is
begin
  process(a, b) is
  begin
    sum <= a xor b;</pre>
    carry <= a and b;</pre>
 end process;
end behaviour;
```



QUESTION 2:

DESIGN AND SIMULATE BEHAVIORAL MODEL OF 1 BIT MAGNITUDE COMPARATOR:

```
VHDL Test Bench;
-- Testbench for 1 Bit Comparator
library IEEE;
use IEEE.std_logic_1164.all;
entity COMPARATOR is
-- empty
end COMPARATOR;
architecture tb of COMPARATOR is
-- DUT component
component single comparator is
port(
  a: in std logic;
  b: in std logic;
  a_is_greater: out std_logic;
  Equal: out std logic;
  b is greater: out std logic);
end component;
signal a in, b in, G,E,L: std logic;
begin
  -- Connect DUT
  DUT: single comparator port map(a in, b in,G,E,L);
  process
  begin
    a_in <= '0';
    b in <= '0';
    wait for 1 ns;
    assert(G='0' and E='1' and L='0') report "Fail 0/0"
severity error;
    a_in <= '0';
    b in <= '1';
```

```
wait for 1 ns;
    assert(G='0' and E='0' and L='1') report "Fail 0/0"
severity error;
    a in <= '1';
    b in <= '0';
    wait for 1 ns;
    assert(G='1' and E='0' and L='0') report "Fail 0/0"
severity error;
    a_in <= '1';
    b in <= '1';
    wait for 1 ns;
    assert(G='0' and E='1' and L='0') report "Fail 0/0"
severity error;
   -- Clear inputs
    a_in <= '0';
    b in <= '0';
    assert false report "Test done." severity note;
    wait;
  end process;
end tb;
VHDL MODULE:
-- 1 Bit Comparator design
library IEEE;
use IEEE.std logic 1164.all;
entity single_comparator is
port(
  a: in std logic;
  b: in std logic;
  a is greater: out std logic;
  Equal: out std logic;
  b is greater: out std logic);
end single comparator;
architecture behaviour of single comparator is
begin
  process(a, b) is
  begin
     a is greater <= a and (not b);
    Equal <= not (a xor b);</pre>
```

```
b_is_greater <= (not a)and b;
end process;
end behaviour;
```




QUESTION 3:

DESIGN AND SIMULATE BEHAVIORAL MODEL OF A 4 BIT MAGNITUDE COMPARATOR:

```
VHDL Test Bench:
--VHDL testbench for 4-bit comparator
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity comparator4 is
end comparator4;
architecture behavior of comparator4 is
--signal declarations.
signal num1,num2 : std_logic_vector(3 downto 0) :=(others =>
'0');
signal less,equal,greater : std logic:='0';
begin
--entity instantiation
UUT : entity work.compare port
map(num1, num2, less, equal, greater);
--definition of simulation process
tb : process
begin
num1<="0010"; --num1 =2
num2<="1001"; --num2 =9
wait for 1 ns;
num1 < = "1001"; --num1 = 9
num2<="0010"; --num2 =2
wait for 1 ns;
num1<="0100"; --num1 =10
num2<="0100"; --num2 =10
--more input combinations can be given here.
wait for 1 ns;
wait;
end process tb;
```

VHDL MODULE:

```
-- VHDL module for 4-bit comparator
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity compare is port(
num1 : in std logic vector(3 downto 0); --first number
num2 : in std logic vector(3 downto 0); --second number
less : out std logic; --first small
equal : out std logic; --equal
greater : out std logic --second small
);
end compare;
--architecture of entity
architecture Behavioral of compare is
begin
process(num1, num2)
begin
if(num1 > num2) then
less <= '0';
equal <= '0';
greater <= '1';</pre>
elsif (num1 < num2) then
less <= '1';
equal <= '0';
greater <= '0';</pre>
else
less <= '0';
equal <='1';
greater <='0';</pre>
end if;
end process;
end Behavioral;
```



QUESTION 4:

b in <= '0';

DESIGN AND SIMULATE BEHAVIORAL MODEL OF A 1-BIT FULL ADDER:

VHDL Test Bench: -- Testbench for FULL ADDER library IEEE; use IEEE.std logic 1164.all; entity FULLADDER is -- empty end FULLADDER; architecture tb of FULLADDER is -- DUT component component full_adder is port(a: in std logic; b: in std logic; c: in std logic; carry: out std logic; sum: out std logic); end component; signal a in, b in, c in, carry out, sum out: std logic; begin -- Connect DUT DUT: full adder port map(a in, b in, c in, carry out, sum out); process begin a_in <= '0';

```
c in <= '0';
    wait for 1 ns;
    assert(carry out='0' and sum out='0') report "Fail 0/0/0"
severity error;
   a in <= '0';
   b in <= '0';
   c in <= '1';
   wait for 1 ns:
    assert(carry out='0' and sum out='1') report "Fail 0/0/1"
severity error;
   a in <= '0';
   b in <= '1';
    c in <= '0';
   wait for 1 ns;
    assert(carry out='0' and sum out='1') report "Fail 0/1/0"
severity error;
    a in <= '0';
   b in <= '1';
   c in <= '1';
   wait for 1 ns;
    assert(carry out='1' and sum out='0') report "Fail 0/1/1"
severity error;
   a in <= '1';
   b in <= '0';
   c in <= '0';
   wait for 1 ns;
   assert(carry_out='0' and sum_out='1') report "Fail 1/0/0"
severity error;
    a in <= '1';
   b in <= '0';
   c in <= '1';
    wait for 1 ns;
    assert(carry out='1' and sum out='0') report "Fail 1/0/1"
severity error;
   a in <= '1';
   b in <= '1';
   c in <= '0';
   wait for 1 ns;
    assert(carry_out='1' and sum_out='0') report "Fail 1/1/0"
severity error;
```

```
a in <= '1';
    b in <= '1';
    c in <= '1';
    wait for 1 ns;
    assert(carry_out='1' and sum_out='1') report "Fail 1/1/1"
severity error;
   -- Clear inputs
    a in <= '0';
    b in <= '0';
   c in <= '0';
    assert false report "Test done." severity note;
   wait;
 end process;
end tb;
VHDL MODULE:
--FULL ADDER design
library IEEE;
use IEEE.std_logic_1164.all;
entity full_adder is
port(
  a: in std logic;
  b: in std_logic;
 c: in std_logic;
  carry: out std logic;
  sum: out std logic);
end full_adder;
architecture behaviour of full adder is
begin
  process(a, b, c) is
  begin
     sum <= c xor (a xor b);</pre>
    carry <= (a and b) or (a and c) or (c and b);</pre>
  end process;
end behaviour;
```

