ASSIGNMENT 3

COMPUTER ORGANISATION AND ARCHITECTURE LAB

(IT 2272)
ADITYA BADAYALA
510819056
IT(HY)

QUESTION 1:

DESIGN A STRUCTURAL MODEL OF A FULL ADDER USING HALF ADDER AS A COMPONENT

VHDL MODULE: library IEEE; use IEEE.std logic 1164.all; entity full adder is port(in1, in2, c in: in std logic; sum, c out: out std logic); end entity full adder; architecture structural of full adder is component half adder is port(x,y : in std logic; z : out std logic); end component half adder; component or 2 is port (x,y : in std logic; z: out std logic); end component or 2; signal s1, s2, s3 : std logic; begin H1: half adder port map(x=>in1, y=>in2, sum=>s1, carry=>s3); H2: half adder port map(x=>s1, y=>c in, sum=>sum, carry=>s2); 01: or 2 port map(x=>s2, y=>s3, z=>c out);

end architecture structural;

QUESTION 2:

DESIGN A 4-BIT BPA USING STRUCTURAL DESIGN FLOW HIERARCHIALLY

```
VHDL MODULE:
library IEEE;
library libs;
use IEEE.std logic 1164.all;
use Libs.VHDLPrims.all;
use Libs.mylib.all;
entity add4par is
port (c0,a,b: in std logic;
      c4, sum: out std logic);
end add4par;
architecture arch1 of add4par is
     component full add
           port(a,b,c in : in std logic;
                c out, sum: out std logic);
     end component;
signal c: std logic vector(3 downto 1);
begin
adder1: full add
     port map(a = > a(1), b = b(1), c in = > c0, c out = > c(1), sum = > sum(1));
adder2: full add
     port map(a=>a(2), b=b(2),
                c_in=>c(1),c_out=>c(2),sum=>sum(2));
adder3: full add
     port map(a=>a(3), b=b(3),
                c in=>c(2),c out=>c(3),sum=>sum(3));
adder2: full add
     port map(a = > a(4), b = b(4),
                c in=>c(3),c out=>c(4),sum=>sum(4));
end arch1;
```

QUESTION 3:

DESIGN A HALF ADDER USING IF ELSE STRUCTURE

```
VHDL TESTBENCH:
-- Testbench for HALF ADDER
library IEEE;
use IEEE.std_logic_1164.all;
entity HALFADDER is
-- empty
end HALFADDER;
architecture tb of HALFADDER is
-- DUT component
component half adder is
port(
  a: in std logic;
 b: in std logic;
 carry: out std logic;
 sum: out std logic);
end component;
signal a in, b in, carry out, sum out: std logic;
begin
 -- Connect DUT
 DUT: half adder port map(a in, b in, carry out, sum out);
  process
  begin
    a_in <= '0';
    b in <= '0';
    wait for 1 ns;
    assert(carry out='0' and sum out='0') report "Fail 0/0"
severity error;
    a in <= '0';
```

```
b in <= '1';
    wait for 1 ns;
    assert(carry_out='0' and sum_out='1') report "Fail 0/0"
severity error;
    a in <= '1';
    b in <= '0';
    wait for 1 ns;
    assert(carry_out='0' and sum_out='1') report "Fail 0/0"
severity error;
   a in <= '1';
    b in <= '1';
    wait for 1 ns;
    assert(carry out='1' and sum out='0') report "Fail 0/0"
severity error;
    -- Clear inputs
    a in <= '0';
    b in <= '0';
    assert false report "Test done." severity note;
    wait;
 end process;
end tb;
VHDL MODULE:
--HALF ADDER design
library IEEE;
use IEEE.std logic 1164.all;
entity half adder is
port(
  a: in std logic;
  b: in std logic;
 carry: out std logic;
  sum: out std logic);
end half adder;
architecture behaviour of half adder is
begin
  process(a, b) is
  begin
```

```
if (a<='0' and b<='0') then
sum <= '0';
carry <='0';
elsif (a<='1' and b<='0') or (a<='0' and b<='1') then
sum <='1';
carry<='0';
else
sum <='0';
carry<='1';
end if;
end process;
end behaviour;</pre>
```

SIMULATION:

