{"payload":{"header_redesign_enabled":false,"results":[{"id":"194783997","archived":false,"color":"#DAE1C2","followers":9,"has_funding_file":false,"hl_name":"adibis/uvmBasics","hl_trunc_description":"Basics of UVM via an APB slave","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":194783997,"name":"uvmBasics","owner_id":219119,"owner_login":"adibis","updated_at":"2019-07-02T03:51:59.304Z","has_issues":true}},"sponsorable":false,"topics":["verification","systemverilog","vlsi","uvm","verification-methodologies"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aadibis%252FuvmBasics%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/adibis/uvmBasics/star":{"post":"G8IdWNKppp2nurXAUpib6PUtPx8YEBtvqfFZRHuKpOIYQ9PM5LtP4v9LgnaV5hH0dAEbSVTDvsKMbiD2NUKZnA"},"/adibis/uvmBasics/unstar":{"post":"7zrtjCMQJpuf-_Vt-M5xQQnZV_NgcDmoCOA2cmh-5qRWpCDGipGhUZbS35HtiMF7qaSJONMQsSMBr-t5SVuWDg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"RYVq6AOw3UmNhV1jf9lb86FiwyIjBsxABNu_MYm_drACCDP5p5e3CYBU9oeR9lMTHf62ObioNC3HImxAUK9XbA"}}},"title":"Repository search results"}