


**Partner Info: Shaan Mehta(20510804)**

1. The order doesn't matter because in non-blocking assignment the simulator will wait until all the right-hand side variables are stable before assigning the value to the left-hand side variables. So as long as all 3 statements are contained in the always block, our output will be the same regardless of the ordering.
2. The first the input signal "in" will pass through an adder and into data input of register X. Adder 1 will increment the input by 1. Output of adder 1 will go to adder 2 and data input of register Y. Adder 2 will also increment its input by one. Output of adder 3 will be connected to data input of register Z.



3. We add the reset signal to the sensitivity list of the always block in and\_reg. This means that the block will be triggered outside of the rising edge of the clock if the reset signal is flipped if the reset signal is high then the register will be reset.

```
module reg_and
(
    input wire clock,
    input wire reset,
    input wire in,
    output out
);
reg out;
always @(posedge clock, reset) begin
    if(reset)
        out <= 0;
    else
        out <= in;
end
endmodule
```

4.

```

module dut;
reg x, y, reset;
reg clock = 1;
wire z, x_reg, y_reg, out;

initial begin
$dumpfile("reg-and.vcd");
$dumpvars(0, gate);
$dumpvars(0, reg_gate);

#0 reset = 1;
#20 x = 0; y = 0;
reset <= 0; $display("Reset_complete");
#10 x = 1; y = 1; $display("set_1_1");
#10 x = 1; y = 0;
#10 x = 1; y = 1;
#10 x = 0; y = 1;
#20 $finish;
end

and_assign gate (.x(x_reg), .y(y_reg), .z(z))
reg_and reg_gate (.clock(clock), .reset(reset), .x(x_reg), .y(y_reg), .z(z))
reg_and reg_gate_in_x (.clock(clock), .reset(reset), .x(x_reg), .y(y_reg), .z(z))
reg_and reg_gate_in_y (.clock(clock), .reset(reset), .x(x_reg), .y(y_reg), .z(z))

always begin
#5 clock = ~clock;
end

always @(posedge clock) begin
$display("time=%t, reset=%b, x=%b, y=%b, x_reg=%b, y_reg=%b, z=%b, out=%b");
end
endmodule

```

And the output:

```

C:\Users\Adib\Desktop\Lab\ECE429\pd0>vvp and
VCD info: dumpfile reg-and.vcd opened for output.
time=      10, reset=1, x=x, x_reg=x, y=y, y_reg=y, z=z, out=x
Reset complete
time=      20, reset=1, x=0, x_reg=0, y=0, y_reg=0, z=0, out=0
set 1 1
time=      30, reset=0, x=1, x_reg=0, y=1, y_reg=0, z=0, out=0
time=      40, reset=0, x=1, x_reg=1, y=0, y_reg=1, z=1, out=0
time=      50, reset=0, x=1, x_reg=1, y=1, y_reg=0, z=0, out=1
time=      60, reset=0, x=0, x_reg=1, y=1, y_reg=1, z=1, out=0
time=      70, reset=0, x=0, x_reg=0, y=1, y_reg=1, z=0, out=1
time=      80, reset=0, x=0, x_reg=0, y=1, y_reg=1, z=0, out=0

```

The simulated output shows the expected behaviour. For a given x,y pair input to the and gate the correct output z is delayed by one cycle.

This is because the input pair is initially registered and then in the next cycle the registered values are passed to the and gate.