

# **IITB RISC**

## **Multi-cycle Implementation**

### **Project - 1**

**Ananthapadmanabhan A (20D070010)**

**Neeraj Nixon (20D070056)**

**Aditya Byju (20D070004)**

**Arpit Hanotiya (20D070016)**

**Course Professor:** Prof. Virendra Singh

**Microprocessors**

April 2022

# Contents

<b>Microprocessor Design</b>	<b>3</b>
State Elaboration . . . . .	3
State Flow Diagram . . . . .	4
<b>Datapath</b>	<b>7</b>
<b>Control Word</b>	<b>8</b>


# MICROPROCESSOR DESIGN

## STATE ELABORATION



S1	$R_7 \rightarrow MEM\_A, ALU\_A$ $+1 \rightarrow ALU\_B$ $MEM\_D \rightarrow IR$ $ALU\_out \rightarrow R_7$
S2	$IR_{9-11} \rightarrow RF\_A_1$ $IR_{6-8} \rightarrow RF\_A_2$ $RF\_D_1 \rightarrow T_1$ $RF\_D_2 \rightarrow T_2$
S3	$T_1 / (T_1 \rightarrow LS_1) \rightarrow ALU\_A$ $T_2 \rightarrow ALU\_B$ $ALU\_out \rightarrow T_3$
S4	$IR_{3-5} \rightarrow RF\_A_3$ $T_3 \rightarrow RF\_D_3$
S5	$T_3 \rightarrow RF\_D_3$ $IR_{6-8} \rightarrow RF\_A_3$
S6	$IR_{0-5} \rightarrow SE_{6-15} \rightarrow T_2$ $IR_{9-11} \rightarrow RF\_A_1$ $RF\_D_1 \rightarrow T_1$
S7	$T_1 \rightarrow ALU\_A$ $T_2 \rightarrow ALU\_B$ $ALU\_out \rightarrow T_3$
S8	$IR_{0-8} \rightarrow SE_{9-15} \rightarrow LS_7 \rightarrow RF\_D_3$ $IR_{9-11} \rightarrow RF\_A_3$
S9	$IR_{6-8} \rightarrow RF\_A_2$ $RF\_D_2 \rightarrow T_1$ $IR_{0-5} \rightarrow SE_{9-16} \rightarrow T_2$
S10	$T_3 \rightarrow MEM\_A$ $MEM\_D \rightarrow DR$
S11	$T_1 \rightarrow ALU\_A$ $T_2 \rightarrow ALU\_B$ $ALU\_out \rightarrow T_3$ $IR_{9-11} \rightarrow RF\_A_1$ $RF\_D_1 \rightarrow T_1$
S12	$IR_{0-5} \rightarrow SE_{6-15} \rightarrow ALU\_B$ $R_7 \rightarrow ALU\_A$ $ALU\_out \rightarrow R_7$
S13	$+1 \rightarrow ALU\_B$ $R_7 \rightarrow ALU\_A$ $ALU\_out \rightarrow R_7$
S14	$R_7 \rightarrow ALU\_A, RF\_D_3$ $+1 \rightarrow ALU\_B$ $ALU\_out \rightarrow R_7$ $IR_{9-11} \rightarrow RF\_A_3$

S15	$IR_{0-8} \rightarrow SE_{9-15} \rightarrow ALU\_B$ $R_7 \rightarrow ALU\_A$ $ALU\_out \rightarrow R_7$
S16	$T_2 \rightarrow R_7$
S17	$T_1 \rightarrow ALU\_A$ $IR_{0-8} \rightarrow SE_{9-15} \rightarrow ALU\_B$ $ALU\_out \rightarrow R_7$
S18	$DR \rightarrow RF\_D_3$ $IR_{9-11} \rightarrow RF\_A_3$
S19	$T_2 \rightarrow MEM\_D$ $T_3 \rightarrow MEM\_A$
S20	$IR_{0-7} \rightarrow T_4$ $IR_{9-11} \rightarrow RF\_A_1$ $RF\_D_1 \rightarrow T_5$
S21	$T_4 \rightarrow PE$ $PO_1 \rightarrow T_6$ $PO_2 \rightarrow T_4$ $T_5 \rightarrow MEM\_A, ALU\_A$ $+1 \rightarrow ALU\_B$ $ALU\_out \rightarrow T_5$ $MEM\_D \rightarrow DR$
S22	$DR \rightarrow RF\_D_3,$ $T_6 \rightarrow RF\_A_3$ $T_4 \rightarrow PE$ $PO_1 \rightarrow T_6$ $PO_2 \rightarrow T_4$ $T_5 \rightarrow MEM\_A, ALU\_A$ $+1 \rightarrow ALU\_B$ $ALU\_out \rightarrow T_5$ $MEM\_D \rightarrow DR$
S23	$T_4 \rightarrow PE$ $PO_1 \rightarrow RF\_A_1$ $PO_2 \rightarrow T_4$ $RF\_D_1 \rightarrow T_1$
S24	$T_1 \rightarrow MEM\_D$ $T_5 \rightarrow MEM\_A, ALU\_A$ $+1 \rightarrow ALU\_B$ $ALU\_out \rightarrow T_5$ $T_4 \rightarrow PE$ $PO_1 \rightarrow RF\_A_1$ $PO_2 \rightarrow T_4$ $RF\_D_1 \rightarrow T_1$


# STATE FLOW DIAGRAM







## DATA PATH



## CONTROL WORD

There are 25 control inputs needed for the microprocessor.

Bit No.	Name	Use
24	MR	Enables Memory Read Operation
23	MW	Enables Memory Write Operation
22	IR EN	Enables write into Instruction register
21	PC EN	Enables Write into PC
20	PC MUX	Choose input to PC
19	RF EN	Enables Write into Register
18	PC MUX	Choose input to PC
17	T1 MUX	Decides input to T1
16	T2 MUX	Decides input to T2
15	T4 MUX	Decides input to T4(PE Inp reg)
14	T5 MUX	Decides input to T5(LM/SM Addr Reg)
13	T5 EN	Enables write into T5(LM/SM Addr Reg)
12	RF_A1 MUX	Decides input to RF_A1
11,10	MEM Addr MUX	Decides input to Address port of Memory
9,8	ALU A MUX	Decides input to ALU_A
7,6	ALU B MUX	Decides input to ALU_B
5,4	ALU_Op	Decides ALU Operation
3,2	RF_A3 MUX	Decides input to RF_A3
1,0	RF_D3 MUX	Decides input to RF_D3