

IITB RISC

Multi-cycle Implementation

Project - 1

Ananthapadmanabhan A (20D070010)

Neeraj Nixon (20D070056)

Aditya Byju (20D070004)

Arpit Hanotiya (20D070016)

Course Professor: Prof. Virendra Singh

Microprocessors

April 2022

Contents

Microprocessor Design	3
State Elaboration	3
State Flow Diagram	4
Datapath	6
Control Word	7
VHDL Implementation	7


MICROPROCESSOR DESIGN

STATE ELABORATION


S1	$R_7 \rightarrow MEM_A, ALU_B$ $MEM_D \rightarrow IR$ $+1 \rightarrow ALU_A$ $ALU_out \rightarrow R_7$
S2	$IR_{6-8} \rightarrow RF_A_1$ $IR_{9-11} \rightarrow RF_A_2$ $RF_D_1 \rightarrow T_1$ $RF_D_2 \rightarrow T_2$
S3	$T_1/(T_1 \rightarrow LS_1) \rightarrow ALU_A, ALU_B$ $MEM_D \rightarrow IR$ $ALU_out \rightarrow R_7$
S4	$T_3 \rightarrow RF_D_3$ $IR_{3-5}/IR_{6-8} \rightarrow RF_A_3$
S5	$T_2 \rightarrow ALU_B$ $IR_{0-5} \rightarrow SE_{6-16} \rightarrow ALU_A$ $ALU_out \rightarrow T_3$
S6	$IR_{0-8} \rightarrow SE_{9-16} \rightarrow LS_7 \rightarrow RF_D_3$ $IR_{9-11} \rightarrow RF_A_3$
S7	$T_3 \rightarrow MEM_A$ $MEM_D \rightarrow T_3$
S8	$T_3 \rightarrow RF_D_3$ $IR_{9-11} \rightarrow RF_A_3$
S9	$T_3 \rightarrow MEM_A$ $T_1 \rightarrow MEM_D(I)$
S10	$T_2 \rightarrow MEM_A$ $MEM_D \rightarrow T_2$
S11	$"000" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S12	$"001" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S13	$"010" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S14	$"011" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S15	$"100" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S16	$"101" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S17	$"110" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$

S18	$"111" \rightarrow RF_A_3$ $T_2 \rightarrow RF_D_3$
S19	$"000" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S20	$"001" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S21	$"010" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S22	$"011" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S23	$"100" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S24	$"101" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S25	$"110" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S26	$"111" \rightarrow RF_A_1$ $RF_D_1 \rightarrow T_1$
S27	$T_2 \rightarrow MEM_D(I)$ $T_1 \rightarrow MEM_D$
S28	$T_2 \rightarrow ALU_B$ $+1 \rightarrow ALU_A$ $ALU_out \rightarrow T_2$
S29	$R_7 \rightarrow ALU_B$ $IR_{0-5}/IR_{0-8} \rightarrow SE_{6-16}/SE_{9-16} \rightarrow ALU_A$ $ALU_out \rightarrow R_7$
S30	$R_7 \rightarrow ALU_B$ $+1 \rightarrow ALU_A$ $ALU_out \rightarrow T_3$
S31	$T_3 \rightarrow RF_D_3$ $IR_{9-11} \rightarrow RF_A_3$
S32	$IR_{6-8} \rightarrow RF_A_2$ $RF_D_2 \rightarrow T_2$
S33	$T_2 \rightarrow ALU_B$ $+0 \rightarrow ALU_A$ $ALU_out \rightarrow R_7$
S34	$R_7 \rightarrow MEM_A$ $MEM_D \rightarrow IR$
S35	$T_2 \rightarrow ALU_B$ $IR_{0-8} \rightarrow SE_{9-16} \rightarrow ALU_A$ $ALU_out \rightarrow R_7$


STATE FLOW DIAGRAM







DATAPATH



CONTROL WORD

There are 28 control inputs needed for the microprocessor.

Bit No.	Name	Use
27	PC EN	Enables R7 direct transfer
26	IR EN	Enables IR storage and read
25	MW	Enables data input to memory
24	MR	Enables data output from memory
23	ALU EN	Enables ALU
22	RW EN	Enables Register write
21	T3 EN	Enables T3 read/write
20	T2 EN	Enables T2 read/write
19	T1 EN	Enables T1 read/write
18,17	ALU OP	Tells ALU, operation to do
16	LS1	Decides on whether to shift T1 o/p
15,14	A	Decides input to ALU_A
13	B	Decides input to ALU_B
12	T2	Decides input to T2
11	D3	Decides input to RF_D3
10,9	A3	Decides input to RF_A3
8	A2	Decides input to RFA2
7	A1	Decides input to RF_A1
6,5	IR	Decides input to IR
4,3,2	NUM	Chooses a 3-bit number for LM/SM operation to A3/A2
1,0	MEM	Decides input to memory address

VHDL IMPLEMENTATION

The VHDL Code and Implementation can be found in this [Github Repo](#)