

# MIPS Reference Data

①



## CORE INSTRUCTION SET

| NAME, MNEMONIC              | FOR-MAT | OPERATION (in Verilog)   | OPCODE / FUNCT (Hex)      |
|-----------------------------|---------|--|---------------------------|
| Add                         | add R   | $R[rd] = R[rs] + R[rt]$  | (1) 0 / 20 <sub>hex</sub> |
| Add Immediate               | addi I  | $R[rt] = R[rs] + \text{SignExtImm}$  | (1,2) 8 <sub>hex</sub>    |
| Add Imm. Unsigned           | addiu I | $R[rt] = R[rs] + \text{SignExtImm}$  | (2) 9 <sub>hex</sub>      |
| Add Unsigned                | addu R  | $R[rd] = R[rs] + R[rt]$  | 0 / 21 <sub>hex</sub>     |
| And                         | and R   | $R[rd] = R[rs] \& R[rt]$   | 0 / 24 <sub>hex</sub>     |
| And Immediate               | andi I  | $R[rt] = R[rs] \& \text{ZeroExtImm}$   | (3) c <sub>hex</sub>      |
| Branch On Equal             | beq I   | if( $R[rs] == R[rt]$ )<br>$PC = PC + 4 + \text{BranchAddr}$                  | (4) 4 <sub>hex</sub>      |
| Branch On Not Equal         | bne I   | if( $R[rs] != R[rt]$ )<br>$PC = PC + 4 + \text{BranchAddr}$                  | (4) 5 <sub>hex</sub>      |
| Jump                        | j J     | $PC = \text{JumpAddr}$   | (5) 2 <sub>hex</sub>      |
| Jump And Link               | jal J   | $R[31] = PC + 8; PC = \text{JumpAddr}$                                       | (5) 3 <sub>hex</sub>      |
| Jump Register               | jrr R   | $PC = R[rs]$   | 0 / 08 <sub>hex</sub>     |
| Load Byte Unsigned          | lbu I   | $R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}(7:0)]\}$                       | (2) 24 <sub>hex</sub>     |
| Load Halfword Unsigned      | lhu I   | $R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}(15:0)]\}$                      | (2) 25 <sub>hex</sub>     |
| Load Linked                 | ll I    | $R[rt] = M[R[rs] + \text{SignExtImm}]$                                       | (2,7) 30 <sub>hex</sub>   |
| Load Upper Imm.             | lui I   | $R[rt] = \{\text{imm}, 16'b0\}$  | f <sub>hex</sub>          |
| Load Word                   | lw I    | $R[rt] = M[R[rs] + \text{SignExtImm}]$                                       | (2) 23 <sub>hex</sub>     |
| Nor                         | nor R   | $R[rd] = \sim(R[rs] \mid R[rt])$   | 0 / 27 <sub>hex</sub>     |
| Or                          | or R    | $R[rd] = R[rs] \mid R[rt]$   | 0 / 25 <sub>hex</sub>     |
| Or Immediate                | ori I   | $R[rt] = R[rs] \mid \text{ZeroExtImm}$                                       | (3) d <sub>hex</sub>      |
| Set Less Than               | slt R   | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$  | 0 / 2a <sub>hex</sub>     |
| Set Less Than Imm.          | slti I  | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$                                | (2) a <sub>hex</sub>      |
| Set Less Than Imm. Unsigned | sltiu I | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$                                | (2,6) b <sub>hex</sub>    |
| Set Less Than Unsig.        | sltu R  | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$  | (6) 0 / 2b <sub>hex</sub> |
| Shift Left Logical          | sll R   | $R[rd] = R[rt] \ll \text{shamt}$   | 0 / 00 <sub>hex</sub>     |
| Shift Right Logical         | srl R   | $R[rd] = R[rt] \gg \text{shamt}$   | 0 / 02 <sub>hex</sub>     |
| Store Byte                  | sb I    | $M[R[rs] + \text{SignExtImm}(7:0)] = R[rt](7:0)$                             | (2) 28 <sub>hex</sub>     |
| Store Conditional           | sc I    | $M[R[rs] + \text{SignExtImm}] = R[rt];$<br>$R[rt] = (\text{atomic}) ? 1 : 0$ | (2,7) 38 <sub>hex</sub>   |
| Store Halfword              | sh I    | $M[R[rs] + \text{SignExtImm}(15:0)] = R[rt](15:0)$                           | (2) 29 <sub>hex</sub>     |
| Store Word                  | sw I    | $M[R[rs] + \text{SignExtImm}] = R[rt]$                                       | (2) 2b <sub>hex</sub>     |
| Subtract                    | sub R   | $R[rd] = R[rs] - R[rt]$  | (1) 0 / 22 <sub>hex</sub> |
| Subtract Unsigned           | subu R  | $R[rd] = R[rs] - R[rt]$  | 0 / 23 <sub>hex</sub>     |

- (1) May cause overflow exception
- (2)  $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$
- (3)  $\text{ZeroExtImm} = \{16\{\text{lb'0}\}, \text{immediate}\}$
- (4)  $\text{BranchAddr} = \{14\{\text{immediate}[15]\}, \text{immediate}, 2'b0\}$
- (5)  $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b0\}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair;  $R[rt] = 1$  if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

|   |        |         |       |           |       |       |
|---|--------|---------|-------|-----------|-------|-------|
| R | opcode | rs      | rt    | rd        | shamt | funct |
|   | 31     | 26 25   | 21 20 | 16 15     | 11 10 | 6 5   |
| I | opcode | rs      | rt    | immediate |       |       |
|   | 31     | 26 25   | 21 20 | 16 15     |       |       |
| J | opcode | address |       |           |       |       |
|   | 31     | 26 25   |       |           |       |       |

## ARITHMETIC CORE INSTRUCTION SET

②

| NAME, MNEMONIC   | FOR-MAT   | OPERATION   | OPCODE / FUNCT (Hex) |
|--|-----------|---|----------------------|
| Branch On FP True  | bc1t FI   | if(FPcond) $PC = PC + 4 + \text{BranchAddr}$  | (4) 11/8/1/--        |
| Branch On FP False   | bc1f FI   | if(!FPcond) $PC = PC + 4 + \text{BranchAddr}$   | (4) 11/8/0/--        |
| Divide   | div R     | $Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$   | 0/--/--/1a           |
| Divide Unsigned  | divu R    | $Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$   | (6) 0/--/--/1b       |
| FP Add Single  | add.s FR  | $F[fd] = F[fs] + F[ft]$   | 11/10/--/0           |
| FP Add Double  | add.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$                          | 11/11/--/0           |
| FP Compare Single  | c.x.s* FR | $FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$  | 11/10/--/y           |
| FP Compare Double  | c.x.d* FR | $FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$                  | 11/11/--/y           |
| * (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e) |           |   |                      |
| FP Divide Single   | div.s FR  | $F[fd] = F[fs] / F[ft]$   | 11/10/--/3           |
| FP Divide Double   | div.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$                          | 11/11/--/3           |
| FP Multiply Single   | mul.s FR  | $F[fd] = F[fs] * F[ft]$   | 11/10/--/2           |
| FP Multiply Double   | mul.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$                          | 11/11/--/2           |
| FP Subtract Single   | sub.s FR  | $F[fd] = F[fs] - F[ft]$   | 11/10/--/1           |
| FP Subtract Double   | sub.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$                          | 11/11/--/1           |
| Load FP Single   | lwc1 I    | $F[rt] = M[R[rs] + \text{SignExtImm}]$  | (2) 31/--/--/0       |
| Load FP Double   | ldc1 I    | $F[rt] = M[R[rs] + \text{SignExtImm}];$<br>$F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$ | (2) 35/--/--/0       |
| Move From Hi   | mfmhi R   | $R[rd] = Hi$  | 0/--/--/10           |
| Move From Lo   | mfmlo R   | $R[rd] = Lo$  | 0/--/--/12           |
| Move From Control  | mfc0 R    | $R[rd] = CR[rs]$  | 10/0/--/0            |
| Multiply   | mult R    | $\{Hi, Lo\} = R[rs] * R[rt]$  | 0/--/--/18           |
| Multiply Unsigned  | multu R   | $\{Hi, Lo\} = R[rs] * R[rt]$  | (6) 0/--/--/19       |
| Shift Right Arith.   | sra R     | $R[rd] = R[rt] \gg \text{shamt}$  | 0/--/--/3            |
| Store FP Single  | swc1 I    | $M[R[rs] + \text{SignExtImm}] = F[rt]$  | (2) 39/--/--/0       |
| Store FP Double  | sdc1 I    | $M[R[rs] + \text{SignExtImm}] = F[rt];$<br>$M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$ | (2) 3d/--/--/0       |

## FLOATING-POINT INSTRUCTION FORMATS

|    |        |       |       |           |       |       |
|----|--------|-------|-------|-----------|-------|-------|
| FR | opcode | fmt   | ft    | fs        | fd    | funct |
|    | 31     | 26 25 | 21 20 | 16 15     | 11 10 | 6 5   |
| FI | opcode | fmt   | ft    | immediate |       |       |
|    | 31     | 26 25 | 21 20 | 16 15     |       |       |

## PSEUDOINSTRUCTION SET

| NAME                         | MNEMONIC | OPERATION                                    |
|------------------------------|----------|--|
| Branch Less Than             | blt      | if( $R[rs] < R[rt]$ ) $PC = \text{Label}$    |
| Branch Greater Than          | bgt      | if( $R[rs] > R[rt]$ ) $PC = \text{Label}$    |
| Branch Less Than or Equal    | ble      | if( $R[rs] \leq R[rt]$ ) $PC = \text{Label}$ |
| Branch Greater Than or Equal | bge      | if( $R[rs] \geq R[rt]$ ) $PC = \text{Label}$ |
| Load Immediate               | li       | $R[rd] = \text{immediate}$                   |
| Move                         | move     | $R[rd] = R[rs]$                              |

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME      | NUMBER | USE   | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero    | 0      | The Constant Value 0                                  | N.A.                     |
| \$at      | 1      | Assembler Temporary                                   | No                       |
| \$v0-\$v1 | 2-3    | Values for Function Results and Expression Evaluation | No                       |
| \$a0-\$a3 | 4-7    | Arguments   | No                       |
| \$t0-\$t7 | 8-15   | Temporaries   | No                       |
| \$s0-\$s7 | 16-23  | Saved Temporaries                                     | Yes                      |
| \$t8-\$t9 | 24-25  | Temporaries   | No                       |
| \$k0-\$k1 | 26-27  | Reserved for OS Kernel                                | No                       |
| \$gp      | 28     | Global Pointer  | Yes                      |
| \$sp      | 29     | Stack Pointer   | Yes                      |
| \$fp      | 30     | Frame Pointer   | Yes                      |
| \$ra      | 31     | Return Address  | Yes                      |

OPCODES, BASE CONVERSION, ASCII SYMBOLS

| MIPS opcode<br>(31:26) | (1) MIPS funct<br>(5:0) | (2) MIPS funct<br>(5:0) | Binary  | Decimal | Hexadecimal | ASCII Character | Decimal | Hexadecimal | ASCII Character |
|------------------------|-------------------------|-------------------------|---------|---------|-------------|-----------------|---------|-------------|-----------------|
| (1)                    | sll                     | add.f                   | 00 0000 | 0       | 0           | NUL             | 64      | 40          | @               |
|                        |                         | sub.f                   | 00 0001 | 1       | 1           | SOH             | 65      | 41          | A               |
| j                      | srl                     | mul.f                   | 00 0010 | 2       | 2           | STX             | 66      | 42          | B               |
| jal                    | sra                     | div.f                   | 00 0011 | 3       | 3           | ETX             | 67      | 43          | C               |
| beq                    | sllv                    | sqr.f                   | 00 0100 | 4       | 4           | EOT             | 68      | 44          | D               |
| bne                    |                         | abs.f                   | 00 0101 | 5       | 5           | ENQ             | 69      | 45          | E               |
| blez                   | srlv                    | mov.f                   | 00 0110 | 6       | 6           | ACK             | 70      | 46          | F               |
| bgtz                   | srav                    | neg.f                   | 00 0111 | 7       | 7           | BEL             | 71      | 47          | G               |
| addi                   | jr                      |                         | 00 1000 | 8       | 8           | BS              | 72      | 48          | H               |
| addiu                  | jalr                    |                         | 00 1001 | 9       | 9           | HT              | 73      | 49          | I               |
| siti                   | movz                    |                         | 00 1010 | 10      | a           | LF              | 74      | 4a          | J               |
| sltui                  | movn                    |                         | 00 1011 | 11      | b           | VT              | 75      | 4b          | K               |
| andi                   | syscall                 | round.w.f               | 00 1100 | 12      | c           | FF              | 76      | 4c          | L               |
| ori                    | break                   | trunc.w.f               | 00 1101 | 13      | d           | CR              | 77      | 4d          | M               |
| xori                   |                         | ceil.w.f                | 00 1110 | 14      | e           | SO              | 78      | 4e          | N               |
| lui                    | sync                    | floor.w.f               | 00 1111 | 15      | f           | SI              | 79      | 4f          | O               |
| (2)                    | mfhi                    |                         | 01 0000 | 16      | 10          | DLE             | 80      | 50          | P               |
|                        | mthi                    |                         | 01 0001 | 17      | 11          | DC1             | 81      | 51          | Q               |
|                        | mflo                    | movz.f                  | 01 0010 | 18      | 12          | DC2             | 82      | 52          | R               |
|                        | mtlo                    | movn.f                  | 01 0011 | 19      | 13          | DC3             | 83      | 53          | S               |
|                        |                         |                         | 01 0100 | 20      | 14          | DC4             | 84      | 54          | T               |
|                        |                         |                         | 01 0101 | 21      | 15          | NAK             | 85      | 55          | U               |
|                        |                         |                         | 01 0110 | 22      | 16          | SYN             | 86      | 56          | V               |
|                        |                         |                         | 01 0111 | 23      | 17          | ETB             | 87      | 57          | W               |
|                        |                         |                         | 01 1000 | 24      | 18          | CAN             | 88      | 58          | X               |
|                        | mult                    |                         | 01 1001 | 25      | 19          | EM              | 89      | 59          | Y               |
|                        | multu                   |                         | 01 1010 | 26      | 1a          | SUB             | 90      | 5a          | Z               |
|                        | div                     |                         | 01 1011 | 27      | 1b          | ESC             | 91      | 5b          | [               |
|                        | divu                    |                         | 01 1100 | 28      | 1c          | FS              | 92      | 5c          | \               |
|                        |                         |                         | 01 1101 | 29      | 1d          | GS              | 93      | 5d          | ]               |
|                        |                         |                         | 01 1110 | 30      | 1e          | RS              | 94      | 5e          | ^               |
|                        |                         |                         | 01 1111 | 31      | 1f          | US              | 95      | 5f          | _               |
| lb                     | add                     | cvt.s.f                 | 10 0000 | 32      | 20          | Space           | 96      | 60          | '               |
| lh                     | addu                    | cvt.d.f                 | 10 0001 | 33      | 21          | !               | 97      | 61          | a               |
| lwl                    | sub                     |                         | 10 0010 | 34      | 22          | "               | 98      | 62          | b               |
| lw                     | subu                    |                         | 100011  | 35      | 23          | #               | 99      | 63          | c               |
| lbu                    | and                     | cvt.w.f                 | 10 0100 | 36      | 24          | \$              | 100     | 64          | d               |
| lhu                    | or                      |                         | 10 0101 | 37      | 25          | %               | 101     | 65          | e               |
| lwr                    | xor                     |                         | 10 0110 | 38      | 26          | &               | 102     | 66          | f               |
|                        | nor                     |                         | 10 0111 | 39      | 27          | '               | 103     | 67          | g               |
| sb                     |                         |                         | 10 1000 | 40      | 28          | (               | 104     | 68          | h               |
| sh                     |                         |                         | 10 1001 | 41      | 29          | )               | 105     | 69          | i               |
| swl                    | slt                     |                         | 10 1010 | 42      | 2a          | *               | 106     | 6a          | j               |
| sw                     | sltu                    |                         | 10 1011 | 43      | 2b          | +               | 107     | 6b          | k               |
|                        |                         |                         | 10 1100 | 44      | 2c          | ,               | 108     | 6c          | l               |
|                        |                         |                         | 10 1101 | 45      | 2d          | -               | 109     | 6d          | m               |
|                        |                         |                         | 10 1110 | 46      | 2e          | .               | 110     | 6e          | n               |
| swr                    |                         |                         | 10 1111 | 47      | 2f          | /               | 111     | 6f          | o               |
| cache                  |                         |                         |         |         |             |                 |         |             |                 |
| ll                     | tge                     | c.f.f                   | 11 0000 | 48      | 30          | 0               | 112     | 70          | P               |
| lwc1                   | tgeu                    | c.un.f                  | 11 0001 | 49      | 31          | 1               | 113     | 71          | q               |
| lwc2                   | tlt                     | c.eq.f                  | 11 0010 | 50      | 32          | 2               | 114     | 72          | r               |
| pref                   | tltu                    | c.ueq.f                 | 11 0011 | 51      | 33          | 3               | 115     | 73          | s               |
|                        | teq                     | c.olt.f                 | 11 0100 | 52      | 34          | 4               | 116     | 74          | t               |
| idc1                   |                         | c.ult.f                 | 11 0101 | 53      | 35          | 5               | 117     | 75          | u               |
| ldc2                   | tne                     | c.ole.f                 | 11 0110 | 54      | 36          | 6               | 118     | 76          | v               |
|                        |                         | c.ule.f                 | 11 0111 | 55      | 37          | 7               | 119     | 77          | w               |
| sc                     |                         | c.sf.f                  | 11 1000 | 56      | 38          | 8               | 120     | 78          | x               |
| swc1                   |                         | c.ngle.f                | 11 1001 | 57      | 39          | 9               | 121     | 79          | y               |
| swc2                   |                         | c.seq.f                 | 11 1010 | 58      | 3a          | :               | 122     | 7a          | z               |
|                        |                         | c.ngl.f                 | 11 1011 | 59      | 3b          | ;               | 123     | 7b          | {               |
|                        |                         |                         |         |         |             |                 |         |             |                 |
| sdcl                   |                         | c.lt.f                  | 11 1100 | 60      | 3c          | <               | 124     | 7c          |                 |
| sdcl                   |                         | c.nge.f                 | 11 1101 | 61      | 3d          | =               | 125     | 7d          | }               |
| sdcl                   |                         | c.le.f                  | 11 1110 | 62      | 3e          | >               | 126     | 7e          | ~               |
| sdcl                   |                         | c.ngt.f                 | 11 1111 | 63      | 3f          | ?               | 127     | 7f          | DEL             |


- (1) opcode 31:26 == 0  
(2) opcode(31:26) == 17<sub>ten</sub> (11<sub>hex</sub>); if fmt(25:21) == 16<sub>ten</sub> (10<sub>hex</sub>) f = s (single);  
if fmt(25:21) == 17<sub>ten</sub> (11<sub>hex</sub>) f = d (double)

IEEE 754 FLOATING-POINT STANDARD


$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$

where Single Precision Bias = 127,  
Double Precision Bias = 1023


IEEE Single Precision and Double Precision Formats:




MEMORY ALLOCATION




STACK FRAME



DATA ALIGNMENT



EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

| Number | Name | Cause of Exception                                  | Number | Name | Cause of Exception             |
|--------|------|---|--------|------|--------------------------------|
| 0      | Int  | Interrupt (hardware)                                | 9      | Bp   | Breakpoint Exception           |
| 4      | AdEL | Address Error Exception (load or instruction fetch) | 10     | RI   | Reserved Instruction Exception |
| 5      | AdES | Address Error Exception (store)                     | 11     | CpU  | Coprocessor Unimplemented      |
| 6      | IBE  | Bus Error on Instruction Fetch                      | 12     | Ov   | Arithmetic Overflow Exception  |
| 7      | DBE  | Bus Error on Load or Store                          | 13     | Tr   | Trap                           |
| 8      | Sys  | Syscall Exception                                   | 15     | FPE  | Floating Point Exception       |

SIZE PREFIXES

| SIZE              | PREFIX | SYMBOL | SIZE            | PREFIX | SYMBOL |
|-------------------|--------|--------|-----------------|--------|--------|
| 1000 <sup>1</sup> | Kilo-  | K      | 2 <sup>10</sup> | Kibi-  | Ki     |
| 1000 <sup>2</sup> | Mega-  | M      | 2 <sup>20</sup> | Mebi-  | Mi     |
| 1000 <sup>3</sup> | Giga-  | G      | 2 <sup>30</sup> | Gibi-  | Gi     |
| 1000 <sup>4</sup> | Tera-  | T      | 2 <sup>40</sup> | Tebi-  | Ti     |
| 1000 <sup>5</sup> | Peta-  | P      | 2 <sup>50</sup> | Pebi-  | Pi     |

| SIZE               | PREFIX  | SYMBOL | SIZE             | PREFIX | SYMBOL |
|--------------------|---------|--------|------------------|--------|--------|
| 1000 <sup>6</sup>  | Exa-    | E      | 2 <sup>60</sup>  | Exbi-  | Ei     |
| 1000 <sup>7</sup>  | Zetta-  | Z      | 2 <sup>70</sup>  | Zebi-  | Zi     |
| 1000 <sup>8</sup>  | Yotta-  | Y      | 2 <sup>80</sup>  | Yobi-  | Yi     |
| 1000 <sup>9</sup>  | Ronna-  | R      | 2 <sup>90</sup>  | Robi-  | Ri     |
| 1000 <sup>10</sup> | Quecca- | Q      | 2 <sup>100</sup> | Quebi- | Qi     |