

MEA2100-256 User Guide

Interfaceboard Address Map (Address bits 11-0), Base Address: 0x0000

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x000: Device ID																								0x0e = MEA2100-256 IFB									
0x004: HW/FPGA Version									HW/Board Version								FPGA Version																
0x008: Configuration																							Cy2_notCy1						COD Pins				

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x010: GTP Status																											HS2 link up	HS1 link up				
0x014: Error counter (RO)	error counter HS2																error counter HS1															
0x014: Error counter reset (WO)	any write resets the error counters																															

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0x020: Reset																											Reset FPGA								
0x024: Power enable																											HS2 power	HS1 power	IF analog						
0x028: Waveform										HS2 delay									HS1 delay								IF delay								
0x02c: LED																						LED HS 1/2 and IF register mode enable								LED HS 1/2 and IF					

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
0x030: (WO)Flash Instruction Code Register																							Fifo Reset	Instruction Code													
0x030: (RO)Flash Status Register																					FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register													
0x034: Flash Memory Address Register										Flash Address																											
0x038: Flash Data FIFO Register	256 Data Bytes in 64 DWords to/from Flash																																				
0x03c: Flash HW configuration Register	Address length (1, 2 or 3 Bytes)			Clock Divider Register (Multiples of 2 divide 38.4 MHz)																																	

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0f0: Lock other Cypress																																Lock

[illegible]

0x124: Trigger Running			Running (1 bit per trigger)
0x140: Electrode/Segment ID Trigger 0		Segment/Trigger ID	Electrode config ID
0x141: Electrode/Segment ID Trigger 1		Segment/Trigger ID	Electrode config ID
0x142: Electrode/Segment ID Trigger 2		Segment/Trigger ID	Electrode config ID
0x143: Electrode/Segment ID Trigger 3		Segment/Trigger ID	Electrode config ID
0x144: Electrode/Segment ID Trigger 4		Segment/Trigger ID	Electrode config ID
0x145: Electrode/Segment ID Trigger 5		Segment/Trigger ID	Electrode config ID
0x146: Electrode/Segment ID Trigger 6		Segment/Trigger ID	Electrode config ID
0x147: Electrode/Segment ID Trigger 7		Segment/Trigger ID	Electrode config ID
0x148: Electrode/Segment ID Trigger 8		Segment/Trigger ID	Electrode config ID
0x149: Electrode/Segment ID Trigger 9		Segment/Trigger ID	Electrode config ID
0x14a: Electrode/Segment ID Trigger 10		Segment/Trigger ID	Electrode config ID
0x14b: Electrode/Segment ID Trigger 11		Segment/Trigger ID	Electrode config ID
0x14c: Electrode/Segment ID Trigger 12		Segment/Trigger ID	Electrode config ID
0x14d: Electrode/Segment ID Trigger 13		Segment/Trigger ID	Electrode config ID
0x14e: Electrode/Segment ID Trigger 14		Segment/Trigger ID	Electrode config ID
0x14f: Electrode/Segment ID Trigger 15		Segment/Trigger ID	Electrode config ID

0x150: Electrode/Segment ID Trigger 16		Segment/Trigger ID		Electrode config ID
0x151: Electrode/Segment ID Trigger 17		Segment/Trigger ID		Electrode config ID

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x200: Trigger CTRL	Trigger update rate																										Trigger idle	Enable trigger				
0x204: Trigger Configuration														Trigger rise/fall send seperate																		
0x208: Trigger Status Config														Select trigger status source ('0'(default): register reflects headstage trigger status, '1': register reflects internal register status)																		
0x210: Set Trigger (Write)														Generate trigger event, self clearing if trigger rise/fall == '0'																		
0x210: Trigger Event Monitor (Read)														Trigger event bits at next trigger packet to headstage																		
0x214: Clear Trigger (Write)														Clear Trigger status, only when trigger rise/fall == '1'																		
0x214: Trigger Status Monitor (Read)														Trigger status bits at next trigger packet to headstage																		
0x220: Trigger Armed														Armed (1 bit per trigger)																		
0x224: Trigger Running														Running (1 bit per trigger)																		
0x240: Electrode/Segment ID Trigger 0									Segment/Trigger ID														Electrode config ID									
0x241: Electrode/Segment ID Trigger 1									Segment/Trigger ID														Electrode config ID									
0x242: Electrode/Segment ID Trigger 2									Segment/Trigger ID														Electrode config ID									
0x243: Electrode/Segment ID Trigger 3									Segment/Trigger ID														Electrode config ID									
0x244: Electrode/Segment ID Trigger 4									Segment/Trigger ID														Electrode config ID									
0x245: Electrode/Segment ID Trigger 5									Segment/Trigger ID														Electrode config ID									
0x246: Electrode/Segment ID Trigger 6									Segment/Trigger ID														Electrode config ID									

0x247: Electrode/Segment ID Trigger 7		Segment/Trigger ID		Electrode config ID
0x248: Electrode/Segment ID Trigger 8		Segment/Trigger ID		Electrode config ID
0x249: Electrode/Segment ID Trigger 9		Segment/Trigger ID		Electrode config ID
0x24a: Electrode/Segment ID Trigger 10		Segment/Trigger ID		Electrode config ID
0x24b: Electrode/Segment ID Trigger 11		Segment/Trigger ID		Electrode config ID
0x24c: Electrode/Segment ID Trigger 12		Segment/Trigger ID		Electrode config ID
0x24d: Electrode/Segment ID Trigger 13		Segment/Trigger ID		Electrode config ID
0x24e: Electrode/Segment ID Trigger 14		Segment/Trigger ID		Electrode config ID
0x24f: Electrode/Segment ID Trigger 15		Segment/Trigger ID		Electrode config ID
0x250: Electrode/Segment ID Trigger 16		Segment/Trigger ID		Electrode config ID
0x251: Electrode/Segment ID Trigger 17		Segment/Trigger ID		Electrode config ID

[illegible]

0x420: Digital periodic pulse generator 1 period		Sample period		
0x421: Digital periodic pulse generator 2 period		Sample period		
0x422: Digital periodic pulse generator 3 period		Sample period		
0x423: Digital periodic pulse generator 4 period		Sample period		
0x424: Digital periodic pulse generator 1 length		Pulse length		
0x425: Digital periodic pulse generator 2 length		Pulse length		
0x426: Digital periodic pulse generator 3 length		Pulse length		
0x427: Digital periodic pulse generator 4 length		Pulse length		
0x428: Digital periodic pulse generator 1 config		Mode*		Digital IN bit select
0x429: Digital periodic pulse generator 2 config		Mode*		Digital IN bit select
0x42a: Digital periodic pulse generator 3 config		Mode*		Digital IN bit select
0x42b: Digital periodic pulse generator 4 config		Mode*		Digital IN bit select
0x440: Digital stimulator clear write pointer				channel (0..15)

0x444: Digital stimulator channel memory select (WO)		memory location		channel
0x448: Digital Stimulator channel data (WO)	Append data to current selected channel (selected via Digital stimulator channel memory select register 3:0)			
0x448: Digital Stimulator channel data (RO)	Read data from selected channel (selected via Digital stimulator channel memory select register 3:0)			
0x44c: Digital Stimulator start slope	mask	slope (0: falling, 1: rising)		
0x450: Digital Stimulator stop slope	mask	slope (0: falling, 1: rising)		
0x454: Digital Stimulator global repeat		per channel 1 bit (0: single, 1: loop)		
0x480: Feedback data	Feedback data			
0x4a0: Data to Data Stream				
0x4a4: Mask for 'Digital Data-Stream'				
0x4b0: AUX data OUT				AUX data
0x4b4: AUX data IN				AUX data
0x4b8: AUX data direction				0: Input, 1: Output
0x4d0: Digital OUT port (RO)	Data			
0x4d4: Digital IN port (RO)	Data			
0x4d8: Direction of digital port	1: Input, 0: Output			
0x4dc: Digital port interrupt enable	1: Interrupt enabled, affects only inputs, 0: Interrupt disabled			

***Mode:**

bit	function
0	0: disabled, 1: enabled
1	0: start on "DACQ Start", 1: start on "DACQ Start" AND selected 'Digital IN bit'

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0x500: Digital data delay																									Number of sweeps to delay the digital data											
0x504: Delay interface board data																					Digital data register	Digital out stimulator	Digital pulse generator	DACQ is running	AUX in	Feedback		Digital OUT	Digital IN	Digital MUX						
0x510: Delay HS 1 trigger															Trigger status (1 bit per trigger)																					
0x514: Delay HS 1 stimulation data															Sideband data (1 bit per sideband memory channel)																					
0x520: Delay HS 2 trigger															Trigger status (1 bit per trigger)																					
0x524: Delay HS 2 stimulation data															Sideband data (1 bit per sideband memory channel)																					
0x540: Digital mux source target config	source Code*								source bit select*								target Code**								target bit select**											
0x544: Digital mux source read prepare (WO)	don't care														target**								target bit select**													

*** Source Code and bits:**

source Code	Source	Number of bits	source bit select
IFB			
0x00	Digital In	32	0 – 31
0x01	Digital Single Pulse Reg	32	0 – 31
0x02	Feedback	32	0 – 31
0x03	Aux Data In	2	0 – 1
	Fix 0	1	2

	Fix 1	1	3
	DACQ is running	4	4 - 7
	Digital Peri. Pulse Gen.	8	8 - 15
	Digital Out Stimul.	16	16 - 31
0x04	Digital Data Reg.	32	0 - 31
HS 1/2 (HS 1: 0x40-0x7F, HS 2: 0x80-0xBF)			
0x40/0x80	Trigger Status 0 - 15	32	0 - 31
0x41/0x81	Trigger Status 16 - 17	4	0 - 3
0x42/0x82	Sideband data 0	16	0 - 15
0x43/0x83	Sideband data 1	16	0 - 15
0x44/0x84	Sideband data 2	16	0 - 15
0x45/0x85	Sideband data 3	16	0 - 15
0x46/0x86	Sideband data 4	16	0 - 15
0x47/0x87	Sideband data 5	16	0 - 15
0x48/0x88	Sideband data 6	16	0 - 15
0x49/0x89	Sideband data 7	16	0 - 15
0x4A/0x8A	Sideband data 8	16	0 - 15
0x4B/0x8B	Sideband data 9	16	0 - 15
0x4C/0x8C	Sideband data 10	16	0 - 15
0x4D/0x8D	Sideband data 11	16	0 - 15
0x4E/0x8E	Sideband data 12	16	0 - 15
0x4F/0x8F	Sideband data 13	16	0 - 15
0x50/0x90	Sideband data 14	16	0 - 15
0x51/0x91	Sideband data 15	16	0 - 15
0x52/0x92	Sideband data 16	16	0 - 15
0x53/0x93	Sideband data 17	16	0 - 15
0x54-0x7F	Reserved		
0x94-0xFF	Reserved		

****Target Code and bits:**

target Code	Target	Number of bits	target bit select
0x0	Trigger for STGs on HS 1	32	0 - 31
0x1	Trigger for STGs on HS 2	32	0 - 31
0x2	Dig Out	32	0 - 31
0x3	Digital MUX Stream S0	32	0 - 31
0x4	Digital MUX Stream S1	32	0 - 31
0x5	Trigger for DACQ Start	32	0 - 31
0x6	Digital Out Stimulator	32	0 - 31
0x7-0xFF	Reserved		

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x600: Data stream enable															digital	DSP	DAC	Analog	ADC								HS2 link up	HS1 link up				
0x604: FIFO control 0 -> DACQ path reset																																

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x700: Right audio channel													Source (DSP, IF, HS2, HS1)*											Channel								
0x704: Left audio channel													Source (DSP, IF, HS2, HS1)*											Channel								
0x710: Right attenuation																								Attenuation								
0x714: Right attenuation																								Attenuation								

* **Source:** Source decoding:

```

0: No source
1: HS0
2: HS1
3: IF
4: DSP (bits 23 - 0)

```

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x800: Downsampling device 0																								Percentage of full data rate								
0x802: Downsampling device 2																								Percentage of full data rate								
0x804: Start devices																								Device 2			Device 0					
0x808: Stop devices																								Device 2			Device 0					
0x80c: Reset device 0																										Reset						
0x80e: Reset device 2																										Reset						

0x81c: Channel select device 0	Data source device*	(Sub-Group)/Segment select within data device
0x81e: Channel select device 2	Data source device*	(Sub-Group)/Segment select within data device
0x820: Channel Select device 0	Channel 0 to 31 for selected source and group	
0x822: Channel Select device 2	Channel 0 to 31 for selected source and group	
0x824: Channel Select device 0	Channel 32 to 63 for selected source and group	
0x826: Channel Select device 2	Channel 32 to 63 for selected source and group	
0x828: Channel Select device 0	Channel 64 to 95 for selected source and group	
0x82a: Channel Select device 2	Channel 64 to 95 for selected source and group	
0x82c: Channel Select device 0	Channel 96 to 127 for selected source and group	
0x82e: Channel Select device 2	Channel 96 to 127 for selected source and group	
0x830: Channel Select device 0	Channel 128 to 159 for selected source and group	
0x832: Channel Select device 2	Channel 128 to 159 for selected source and group	
0x834: Channel Select device 0	Channel 160 to 191 for selected source and group	

0x836: Channel Select device 2	Channel 160 to 191 for selected source and group						
0x838: Channel Select device 0	Channel 192 to 223 for selected source and group						
0x83a: Channel Select device 2	Channel 192 to 223 for selected source and group						
0x83c: Channel Select device 0	Channel 224 to 255 for selected source and group						
0x83e: Channel Select device 2	Channel 224 to 255 for selected source and group						
0x870: Data format device 0					Voltage range in 16 bit mode**	Data mode***	
0x872: Data format device 2					Voltage range in 16 bit mode**	Data mode***	
0x880: Filter Data Select Register				send IFB Filtered data		send HS2 Filtered data	send HS1 Filtered data

*** Data source:**

Source:	Code:	Segment from/to:	bits:	
Headstage 1	0x1	0	0 to 255	-> 256 channels per Headstage
Headstage 2	0x5	0	0 to 255	-> 256 channels per Headstage
IF	0x9	0	0 to 7	-> 8 ADC channels
Reserved for analog	0xA	0 to 1 (0: HS1, 1: HS2)	0 to 11	-> 0 to 31
STG DAC Data	0xB	0 to 1 (0: HS1, 1: HS2)	0 to 11	-> DAC 0 to 11
DSP	0xC	0 to 7	0 to 255	-> 256 32 bit Channels
Digital Data	0xD	0 to 4 (1/2: HS1, 3/4: HS2)	0 to 11/63	-> 14 32bit Vector****
Reserved	0xE	0		

**** Voltage Range:**

	bit	07	06	05	04	Description:
16 bit mode	0	0	0	0	0	Bits 31 (sign) & 14 downto 0
16 bit mode	0	0	0	0	1	Bits 31 (sign) & 15 downto 1
16 bit mode	0	0	0	1	0	Bits 31 (sign) & 16 downto 2
16 bit mode	0	0	0	1	1	Bits 31 (sign) & 17 downto 3
16 bit mode	0	1	0	0	0	Bits 31 (sign) & 18 downto 4
16 bit mode	0	1	0	0	1	Bits 31 (sign) & 19 downto 5

16 bit mode	0	1	1	0	Bits 31 (sign) & 20 downto 6
16 bit mode	0	1	1	1	Bits 31 (sign) & 21 downto 7
16 bit mode	1	0	0	0	Bits 31 (sign) & 22 downto 8

Data mode:

	bit	03	02	01	00	Description:
16 bit mode	S/U	0	0	0		
reserved	S/U	0	0	1		
24 bit real mode	S/U	0	1	0		all 24 bit in a chain (only analog data)
32 bit mode	S/U	0	1	1		all data 32 bit aligned
S/U : Signed or unsigned mode - 0 = unsigned, 1 = signed						
for digital data only 16 or 32 bit unsigned mode available! this will be configured via cypress with the select bits						
voltage range is only for 16 bit analog data available						

Digital Data 32bit vector:

Segment 0: (IFB Dig Data)

Bits: Data Source:

0, 1	Digital MUX Stream S0 (to be used on USB Port A)
2, 3	Digital MUX Stream S1 (to be used on USB Port B)
4, 5	Digital In
6, 7	Digital Out
8, 9	Feedback Register
10, 11	Digital Register
12	Aux Input and Dig Periodic Pulse
13	Digital Generator/Stimulator

Segment 1: (Headstage 1 Sideband Data)

Bits: Data Source:

0, 1	Sideband Vector	0
2, 3	Sideband Vector	1
4, 5	Sideband Vector	2
6, 7	Sideband Vector	3
8, 9	Sideband Vector	4
10, 11	Sideband Vector	5
12, 13	Sideband Vector	6
14, 15	Sideband Vector	7
16, 17	Sideband Vector	8
18, 19	Sideband Vector	9
20, 21	Sideband Vector	10
22, 23	Sideband Vector	11
24, 25	Sideband Vector	12
26, 27	Sideband Vector	13
28, 29	Sideband Vector	14
30, 31	Sideband Vector	15
32, 33	Sideband Vector	16

34, 35 Sideband Vector 17

Segment 2: (Headstage 1 Trigger Status)

Bits: Data Source:

0	Trigger 0 status
2	Trigger 1 status
4	Trigger 2 status
6	Trigger 3 status
8	Trigger 4 status
10	Trigger 5 status
12	Trigger 6 status
14	Trigger 7 status
16	Trigger 8 status
18	Trigger 9 status
20	Trigger 10 status
22	Trigger 11 status
24	Trigger 12 status
26	Trigger 13 status
28	Trigger 14 status
30	Trigger 15 status
32	Trigger 16 status
34	Trigger 17 status

Segment 3: (Headstage 2 Sideband Data)

Bits: Data Source:

0, 1	Sideband Vector 0
2, 3	Sideband Vector 1
4, 5	Sideband Vector 2
6, 7	Sideband Vector 3
8, 9	Sideband Vector 4
10, 11	Sideband Vector 5
12, 13	Sideband Vector 6
14, 15	Sideband Vector 7
16, 17	Sideband Vector 8
18, 19	Sideband Vector 9
20, 21	Sideband Vector 10
22, 23	Sideband Vector 11
24, 25	Sideband Vector 12
26, 27	Sideband Vector 13
28, 29	Sideband Vector 14
30, 31	Sideband Vector 15
32, 33	Sideband Vector 16
34, 35	Sideband Vector 17

Segment 4: (Headstage 2 Trigger Status)

Bits:	Data	Source:
0	Trigger 0	status
2	Trigger 1	status
4	Trigger 2	status
6	Trigger 3	status
8	Trigger 4	status
10	Trigger 5	status
12	Trigger 6	status
14	Trigger 7	status
16	Trigger 8	status
18	Trigger 9	status
20	Trigger 10	status
22	Trigger 11	status
24	Trigger 12	status
26	Trigger 13	status
28	Trigger 14	status
30	Trigger 15	status
32	Trigger 16	status
34	Trigger 17	status

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0xb00: DSP Indata CTRL Register																								Int En											Clear Fifo Flags(WO)	Reset Fifo(WO)
0xb04: DSP Outdata CTRL Register																								Int En											Clear Fifo Flags(WO)	Reset Fifo(WO)
0xb08: DSP In Fifo Status Flags(RO)																								overflow occured	overflow	full	progr. full	progr. empty	empty	underflow	underflow occured					
0xb0c: DSP Out Fifo Status Flags(RO)																								overflow occured	overflow	full	progr. full	progr. empty	empty	underflow	underflow occured					
0xb10: DSP Indata Threshold Register						Fifo full TH															Fifo empty TH															

0xb14: DSP Outdata Threshold Register		Fifo full TH		Fifo empty TH (insert amount of transmit data here)
0xb18: DSP Indata Channel Info(RO)	Configured channels, detected after a full sweep, reread if 0			
0xb20: DSP Boot conf. Register		Bootmode		Reset POR
0xb24: DSP Mailbox CTRL Register				Int En
0xb28: DSP Mailbox Info Register				Last used Address at write to Mailbox Memory
0xb30: DSP Streamdata CTRL Register		Keep last Streamdata	Enable Streaming	Int En
0xb34: DSP Stream Fifo Status Flags(RO)				overflow occured
0xb38: I2C Bus CTRL Register				overflow
0xb40: Filter Data Select Register				full
0xb81: Indata Enable: Headstage 1				progr. full
0xb85: Indata Enable: Headstage 2				progr. empty
				empty
				underflow
				underflow occured
				Connect DSP I2C Bus with USB B I2C BUS
				Connect DSP I2C Bus with USB A I2C BUS
				send HS1 Filtered data
				send IFB Filtered data
				send HS2 Filtered data
				256 channels
				256 channels

0xc06: HS1 Data Filter 1 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc07: HS1 Data Filter 1 control				Enable Filter
0xc08: HS1 Data Filter 2 coefficient b[0]	Filter coefficient b[0] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc0a: HS1 Data Filter 2 coefficient b[1]	Filter coefficient b[1] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc0b: HS1 Data Filter 2 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)			
0xc0c: HS1 Data Filter 2 coefficient b[2]	Filter coefficient b[2] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc0d: HS1 Data Filter 2 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc0e: HS1 Data Filter 2 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc0f: HS1 Data Filter 2 control				Enable Filter
0xc10: HS1 Data Filter 3 coefficient b[0]	Filter coefficient b[0] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc12: HS1 Data Filter 3 coefficient b[1]	Filter coefficient b[1] as Q1.16 value		0 to extend coefficient to Q1.30	

0xc13: HS1 Data Filter 3 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)			
0xc14: HS1 Data Filter 3 coefficient b[2]	Filter coefficient b[2] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc15: HS1 Data Filter 3 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc16: HS1 Data Filter 3 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc17: HS1 Data Filter 3 control				Enable Filter
0xc18: HS1 Data Filter 4 coefficient b[0]	Filter coefficient b[0] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc1a: HS1 Data Filter 4 coefficient b[1]	Filter coefficient b[1] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc1b: HS1 Data Filter 4 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)			
0xc1c: HS1 Data Filter 4 coefficient b[2]	Filter coefficient b[2] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc1d: HS1 Data Filter 4 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc1e: HS1 Data Filter 4 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	

0xc1f: HS1 Data Filter 4 control							Enable Filter
0xc34: HS1 highpass filter frequency	Corner frequency of highpass filter in mHz						
0xc35: HS1 highpass filter information	filter order	band: highpass		family		1: software filter	enabled
0xc38: HS1 lowpass filter frequency	Corner frequency of lowpass filter in mHz						
0xc39: HS1 lowpass filter information	filter order	band: lowpass		family		1: software filter	enabled
0xc40: HS2 Data Filter 1 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30			
0xc42: HS2 Data Filter 1 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0xc43: HS2 Data Filter 1 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)						
0xc44: HS2 Data Filter 1 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30			
0xc45: HS2 Data Filter 1 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)						
0xc46: HS2 Data Filter 1 coefficient lower bits	lower bits of a[2]			lower bits of a[1]			

0xc47: HS2 Data Filter 1 control					Enable Filter
0xc48: HS2 Data Filter 2 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc4a: HS2 Data Filter 2 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc4b: HS2 Data Filter 2 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)				
0xc4c: HS2 Data Filter 2 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc4d: HS2 Data Filter 2 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)				
0xc4e: HS2 Data Filter 2 coefficient lower bits	lower bits of a[2]		lower bits of a[1]		
0xc4f: HS2 Data Filter 2 control					Enable Filter
0xc50: HS2 Data Filter 3 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc52: HS2 Data Filter 3 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc53: HS2 Data Filter 3 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)				

0xc54: HS2 Data Filter 3 coefficient b[2]	Filter coefficient b[2] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc55: HS2 Data Filter 3 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc56: HS2 Data Filter 3 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc57: HS2 Data Filter 3 control				Enable Filter
0xc58: HS2 Data Filter 4 coefficient b[0]	Filter coefficient b[0] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc5a: HS2 Data Filter 4 coefficient b[1]	Filter coefficient b[1] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc5b: HS2 Data Filter 4 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)			
0xc5c: HS2 Data Filter 4 coefficient b[2]	Filter coefficient b[2] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc5d: HS2 Data Filter 4 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc5e: HS2 Data Filter 4 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc5f: HS2 Data Filter 4 control				Enable Filter

0xc74: HS2 highpass filter frequency	Corner frequency of highpass filter in mHz						
0xc75: HS2 highpass filter information	filter order	band: highpass		family		1: software filter	enabled
0xc78: HS2 lowpass filter frequency	Corner frequency of lowpass filter in mHz						
0xc79: HS2 lowpass filter information	filter order	band: lowpass		family		1: software filter	enabled
0xc80: IFB Data Filter 1 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30			
0xc82: IFB Data Filter 1 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0xc83: IFB Data Filter 1 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)						
0xc84: IFB Data Filter 1 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30			
0xc85: IFB Data Filter 1 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)						
0xc86: IFB Data Filter 1 coefficient lower bits	lower bits of a[2]			lower bits of a[1]			
0xc87: IFB Data Filter 1 control							Enable Filter

0xc88: IFB Data Filter 2 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc8a: IFB Data Filter 2 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc8b: IFB Data Filter 2 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)				
0xc8c: IFB Data Filter 2 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc8d: IFB Data Filter 2 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)				
0xc8e: IFB Data Filter 2 coefficient lower bits	lower bits of a[2]		lower bits of a[1]		
0xc8f: IFB Data Filter 2 control					Enable Filter
0xc90: IFB Data Filter 3 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc92: IFB Data Filter 3 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30	
0xc93: IFB Data Filter 3 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)				
0xc94: IFB Data Filter 3 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30	

0xc95: IFB Data Filter 3 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc96: IFB Data Filter 3 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc97: IFB Data Filter 3 control				Enable Filter
0xc98: IFB Data Filter 4 coefficient b[0]	Filter coefficient b[0] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc9a: IFB Data Filter 4 coefficient b[1]	Filter coefficient b[1] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc9b: IFB Data Filter 4 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)			
0xc9c: IFB Data Filter 4 coefficient b[2]	Filter coefficient b[2] as Q1.16 value		0 to extend coefficient to Q1.30	
0xc9d: IFB Data Filter 4 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)			
0xc9e: IFB Data Filter 4 coefficient lower bits	lower bits of a[2]		lower bits of a[1]	
0xc9f: IFB Data Filter 4 control				Enable Filter
0xcb4: IFB highpass filter frequency	Corner frequency of highpass filter in mHz			

0xcb5: IFB highpass filter information	filter order	band: highpass	family		1: software filter	enabled
0xcb8: IFB lowpass filter frequency	Corner frequency of lowpass filter in mHz					
0xcb9: IFB lowpass filter information	filter order	band: lowpass	family		1: software filter	enabled

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
0xe00: DMA control																											DMA active	DMA start									
0xe04: DMA start address															Start address																						
0xe08: DMA counter																						Counter															

Mini DMA command overview:

Command	Bit 31 to 24	Bit 23 to 0	Description
SDTA	0x01	register address	Store next data to register address
DATA	Data	Data	Data expected after SDTA command
STP	0xFF	(anything)	Stop DMA

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10		9	8		7	6	5	4	3	2	1	0				
0xf00: (WO)EEPROM Instruction Code Register																																						
0xf00: (RO)EEPROM Status Register																						FIFO_empty		FIFO_full		Statemachine busy												
0xf04: EEPROM Memory Address Register										Flash Address																												

0xf08: EEPROM Data FIFO Register	256 Data Bytes in 64 DWords to/from Flash	
0xf0c: EEPROM HW configuration Register	Address length (1, 2 or 3 Bytes)	Clock Divider Register (Multiples of 2 divide 38.4 MHz)
0xf10: EEPROM Offset Register	Offset for reads and writes to the EEprom	
0xf14: EEPROM Size Register	Size of the EEprom Block available for this Image	

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0xf80: FPGA GENERAL 2																	GENERAL 2 data																
0xf84: FPGA GENERAL 5																	GENERAL 5 data																
0xf90: direct connection to FPGA SPI Flash																														Cypress number (0 = none)			
0xf94: Config EEProm Base																	base address of config eeprom																
0xf98: FX3-USB Bootstrap Firmware																	Firmware Version of FX3 Bootstrap code this USB Port																
0xf9c: FX3-USB Bootstrap Firmware other port																	Firmware Version of FX3 Bootstrap code on other USB Port																
0xfb0: Message to other Cypress	A write will cause an interrupt on the other Cypress, with a read you can check is it is read already																																
0xfb4: Read Only: Message from other Cypress	Each bit which is set will be reset on read																																

Mailbox Register Address Map (Address bits 11-0) Base Address: 0x1000

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x000 - 0xFFC: Mailbox Registers	write will generate an Interrupt on GP 6 Line																															

Headstage Address Map (Address bits 11-0), Base Address HS1: 0x8000, HS2: 0xC000

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x000: Device ID																								0x0f = MEA2100-256 HS								
0x001: Serial number low	lower 32 bit of headstage serial number, read as 4 ASCII bytes																															
0x002: Serial number high	higher 32 bit of headstage serial number, read as 4 ASCII bytes																															
0x004: Version									Assembly Version				PCB Revision				FPGA Version															
0x008: Configuration																								Adapter Type								
0x00c: Limits	Limits																															

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x010: Port Status																														Link Up		
0x014: Error Count																CRC Error Count, reset on write																

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x020: Reset																												Reset				

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10		9	8		7	6	5	4	3	2	1	0
0x030: (WO)Flash Instruction Code Register																								Fifo Reset		Instruction Code								
0x030: (RO)Flash Status Register																						FIFO_empty		FIFO_full		Statemachine busy		Flash Status Register						

0x034: Flash Memory Address Register		Flash Address
0x038: Flash Data FIFO Register	256 Data Bytes in 64 DWords to/from Flash	
0x03c: Flash HW configuration Register	Address length (1, 2 or 3 Bytes)	Clock Divider Register (Multiples of 2 divide 38.4 MHz)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
0x040: (WO)EEPROM Instruction Code Register																							FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register											
0x040: (RO)EEPROM Status Register																							FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register											
0x044: EEPROM Memory Address Register									Flash Address																												
0x048: EEPROM Data FIFO Register	256 Data Bytes in 64 DWords to/from Flash																																				
0x04c: EEPROM HW configuration Register	Address length (1, 2 or 3 Bytes)		Clock Divider Register (Multiples of 2 divide 38.4 MHz)																																		

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
0x050: DMA control																											DMA active	DMA start									
0x054: DMA start address																Start address																					
0x058: DMA counter																						Counter															

Mini DMA command overview:

0x480: Blanking control for stimulus channels	Force data keep					Enable data keep on stimulation channels, post filter	Enable data keep on stimulation channels, mid filter	Enable data keep on stimulation channels, pre filter
0x484: Stimulus data keep pre filter			onset delay			offset delay		
0x488: Stimulus data keep mid filter			onset delay			offset delay		
0x48c: Stimulus data keep post filter			onset delay			offset delay		
0x4a0: Blanking control for non-stimulus channels	Force data keep					Enable data keep on measurement channels, post filter	Enable data keep on measurement channels, mid filter	Enable data keep on measurement channels, pre filter
0x4a4: Non-stimulus data keep pre filter			onset delay			offset delay		
0x4a8: Non-stimulus data keep mid filter			onset delay			offset delay		
0x4ac: Non-stimulus data keep post filter			onset delay			offset delay		
0x4c0: Highpass Filterreset								Reset filter
0x4c4: Highpass reset duration						Duration in 20us units		

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0x600: Filter 1 coefficient b[0]	Filter coefficient b[0] as Q1.16 value																		0 to extend coefficient to Q1.30																	
0x602: Filter 1 coefficient b[1]	Filter coefficient b[1] as Q1.16 value																		0 to extend coefficient to Q1.30																	
0x603: Filter 1 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)																																			
0x604: Filter 1 coefficient b[2]	Filter coefficient b[2] as Q1.16 value																		0 to extend coefficient to Q1.30																	
0x605: Filter 1 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)																																			
0x606: Filter 1 coefficient lower bits	lower bits of a[2]																lower bits of a[1]																			
0x607: Filter 1 control																											Enable Blanking		Enable Filter							
0x608: Filter 2 coefficient b[0]	Filter coefficient b[0] as Q1.16 value																		0 to extend coefficient to Q1.30																	
0x60a: Filter 2 coefficient b[1]	Filter coefficient b[1] as Q1.16 value																		0 to extend coefficient to Q1.30																	
0x60b: Filter 2 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)																																			
0x60c: Filter 2 coefficient b[2]	Filter coefficient b[2] as Q1.16 value																		0 to extend coefficient to Q1.30																	
0x60d: Filter 2 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)																																			
0x60e: Filter 2 coefficient lower bits	lower bits of a[2]																lower bits of a[1]																			

0x60f: Filter 2 control					Enable Blanking	Enable Filter
0x610: Filter 3 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30		
0x612: Filter 3 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30		
0x613: Filter 3 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)					
0x614: Filter 3 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30		
0x615: Filter 3 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)					
0x616: Filter 3 coefficient lower bits	lower bits of a[2]		lower bits of a[1]			
0x617: Filter 3 control					Enable Blanking	Enable Filter
0x618: Filter 4 coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30		
0x61a: Filter 4 coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30		
0x61b: Filter 4 coefficient a[1]	Filter coefficient a[1] as Q1.30 value (Q1.33 together with lower bits register)					
0x61c: Filter 4 coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30		
0x61d: Filter 4 coefficient a[2]	Filter coefficient a[2] as Q1.30 value (Q1.33 together with lower bits register)					

0x61e: Filter 4 coefficient lower bits	lower bits of a[2]		lower bits of a[1]				
0x61f: Filter 4 control						Enable Blanking	Enable Filter
0x620: Filter 2b coefficient b[0]	Filter coefficient b[0] as Q1.16 value			0 to extend coefficient to Q1.30			
0x622: Filter 2b coefficient b[1]	Filter coefficient b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0x623: Filter 2b coefficient a[1]	Filter coefficient a[1] as Q1.30 value for one clock after blank (Q1.33 together with lower bits register)						
0x624: Filter 2b coefficient b[2]	Filter coefficient b[2] as Q1.16 value			0 to extend coefficient to Q1.30			
0x625: Filter 2b coefficient a[2]	Filter coefficient a[2] as Q1.30 value for one clock after blank (Q1.33 together with lower bits register)						
0x626: Filter 2b coefficient lower bits	lower bits of a[2]		lower bits of a[1]				
0x630: hardware filter frequency	Corner frequency of hardware filter in mHz						
0x631: hardware filter information	filter order	band: lowpass		family		0: hardware filter	enabled
0x634: highpass filter frequency	Corner frequency of highpass filter in mHz						
0x635: highpass filter information	filter order	band: highpass		family		1: software filter	enabled
0x638: lowpass filter frequency	Corner frequency of lowpass filter in mHz						

0x639: lowpass filter information	filter order	band: lowpass	family		1: software filter	enabled
--------------------------------------------	--------------	---------------	--------	--	--------------------------	---------

Headstage Stimulation Address Map (Address bits 11-0), Base Address HS1: 0x9000, HS2: 0xD000

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x100: Voltage Range	Voltage range (0x0000 2710 = 10000 mV)																															
0x104: Voltage Resolution	Voltage resolution (0x8000 01F4 = 500 uV)																															
0x108: Current Range	Current range (0x0000 03E8 = 1000 uA)																															
0x10c: Current Resolution	Current resolution (0x0000 0032 = 50 nA)																															
0x120: Trigger																Number of trigger (18)																
0x130: Stimulation Memory																Number of memory channels (36)																
0x140: DAC Properties	Number of DAC Channels (36)															Number of DAC memory channels (18)																
0x144: DAC Resolution																Resolution in bits (16)																
0x150: Sideband Properties	Number of sidebands (36)															Number of sideband memory channels (18)																
0x160: Number of Stimulation Electrodes																Stimulation Electrodes (256)																
0x170: Memory Configuration	Memory size per channel in 32 bit entries (0x0020 0000 = 2 M entries)																															
0x174: Total Memory Size	Memory size in 32 bit entries (0x0400 0000 = 64 M entires)																															

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0x200: Memory Control Register for DAC in Memory Group 0																									Segment Selector*											
0x201: Start Pointer for DAC in Memory Group 0	Start Memory Pointer																																			
0x202: End Pointer for DAC in Memory Group 0	End Memory Pointer																																			

0x203: Write Pointer for DAC in Memory Group 0	Write Memory Pointer, write will clear Channel	
0x208: Memory Control Register for SBS in Memory Group 0		Segment Selector*
0x209: Start Pointer for SBS in Memory Group 0	Start Memory Pointer	
0x20a: End Pointer for SBS in Memory Group 0	End Memory Pointer	
0x20b: Write Pointer for SBS in Memory Group 0	Write Memory Pointer, write will clear Channel	
0x210: Memory Control Register for DAC in Memory Group 1		Segment Selector*
0x211: Start Pointer for DAC in Memory Group 1	Start Memory Pointer	
0x212: End Pointer for DAC in Memory Group 1	End Memory Pointer	
0x213: Write Pointer for DAC in Memory Group 1	Write Memory Pointer, write will clear Channel	
0x218: Memory Control Register for SBS in Memory Group 1		Segment Selector*
0x219: Start Pointer for SBS in Memory Group 1	Start Memory Pointer	
0x21a: End Pointer for SBS in Memory Group 1	End Memory Pointer	
0x21b: Write Pointer for SBS in Memory Group 1	Write Memory Pointer, write will clear Channel	
0x220: Memory Control Register for DAC in Memory Group 2		Segment Selector*
0x221: Start Pointer for DAC in Memory Group 2	Start Memory Pointer	

0x222: End Pointer for DAC in Memory Group 2	End Memory Pointer	
0x223: Write Pointer for DAC in Memory Group 2	Write Memory Pointer, write will clear Channel	
0x228: Memory Control Register for SBS in Memory Group 2		Segment Selector*
0x229: Start Pointer for SBS in Memory Group 2	Start Memory Pointer	
0x22a: End Pointer for SBS in Memory Group 2	End Memory Pointer	
0x22b: Write Pointer for SBS in Memory Group 2	Write Memory Pointer, write will clear Channel	
0x230: Memory Control Register for DAC in Memory Group 3		Segment Selector*
0x231: Start Pointer for DAC in Memory Group 3	Start Memory Pointer	
0x232: End Pointer for DAC in Memory Group 3	End Memory Pointer	
0x233: Write Pointer for DAC in Memory Group 3	Write Memory Pointer, write will clear Channel	
0x238: Memory Control Register for SBS in Memory Group 3		Segment Selector*
0x239: Start Pointer for SBS in Memory Group 3	Start Memory Pointer	
0x23a: End Pointer for SBS in Memory Group 3	End Memory Pointer	
0x23b: Write Pointer for SBS in Memory Group 3	Write Memory Pointer, write will clear Channel	
0x240: Memory Control Register for DAC in Memory Group 4		Segment Selector*

0x241: Start Pointer for DAC in Memory Group 4	Start Memory Pointer	
0x242: End Pointer for DAC in Memory Group 4	End Memory Pointer	
0x243: Write Pointer for DAC in Memory Group 4	Write Memory Pointer, write will clear Channel	
0x248: Memory Control Register for SBS in Memory Group 4		Segment Selector*
0x249: Start Pointer for SBS in Memory Group 4	Start Memory Pointer	
0x24a: End Pointer for SBS in Memory Group 4	End Memory Pointer	
0x24b: Write Pointer for SBS in Memory Group 4	Write Memory Pointer, write will clear Channel	
0x250: Memory Control Register for DAC in Memory Group 5		Segment Selector*
0x251: Start Pointer for DAC in Memory Group 5	Start Memory Pointer	
0x252: End Pointer for DAC in Memory Group 5	End Memory Pointer	
0x253: Write Pointer for DAC in Memory Group 5	Write Memory Pointer, write will clear Channel	
0x258: Memory Control Register for SBS in Memory Group 5		Segment Selector*
0x259: Start Pointer for SBS in Memory Group 5	Start Memory Pointer	
0x25a: End Pointer for SBS in Memory Group 5	End Memory Pointer	
0x25b: Write Pointer for SBS in Memory Group 5	Write Memory Pointer, write will clear Channel	

0x260: Memory Control Register for DAC in Memory Group 6		Segment Selector*
0x261: Start Pointer for DAC in Memory Group 6	Start Memory Pointer	
0x262: End Pointer for DAC in Memory Group 6	End Memory Pointer	
0x263: Write Pointer for DAC in Memory Group 6	Write Memory Pointer, write will clear Channel	
0x268: Memory Control Register for SBS in Memory Group 6		Segment Selector*
0x269: Start Pointer for SBS in Memory Group 6	Start Memory Pointer	
0x26a: End Pointer for SBS in Memory Group 6	End Memory Pointer	
0x26b: Write Pointer for SBS in Memory Group 6	Write Memory Pointer, write will clear Channel	
0x270: Memory Control Register for DAC in Memory Group 7		Segment Selector*
0x271: Start Pointer for DAC in Memory Group 7	Start Memory Pointer	
0x272: End Pointer for DAC in Memory Group 7	End Memory Pointer	
0x273: Write Pointer for DAC in Memory Group 7	Write Memory Pointer, write will clear Channel	
0x278: Memory Control Register for SBS in Memory Group 7		Segment Selector*
0x279: Start Pointer for SBS in Memory Group 7	Start Memory Pointer	
0x27a: End Pointer for SBS in Memory Group 7	End Memory Pointer	

0x27b: Write Pointer for SBS in Memory Group 7	Write Memory Pointer, write will clear Channel	
0x280: Memory Control Register for DAC in Memory Group 8		Segment Selector*
0x281: Start Pointer for DAC in Memory Group 8	Start Memory Pointer	
0x282: End Pointer for DAC in Memory Group 8	End Memory Pointer	
0x283: Write Pointer for DAC in Memory Group 8	Write Memory Pointer, write will clear Channel	
0x288: Memory Control Register for SBS in Memory Group 8		Segment Selector*
0x289: Start Pointer for SBS in Memory Group 8	Start Memory Pointer	
0x28a: End Pointer for SBS in Memory Group 8	End Memory Pointer	
0x28b: Write Pointer for SBS in Memory Group 8	Write Memory Pointer, write will clear Channel	
0x290: Memory Control Register for DAC in Memory Group 9		Segment Selector*
0x291: Start Pointer for DAC in Memory Group 9	Start Memory Pointer	
0x292: End Pointer for DAC in Memory Group 9	End Memory Pointer	
0x293: Write Pointer for DAC in Memory Group 9	Write Memory Pointer, write will clear Channel	
0x298: Memory Control Register for SBS in Memory Group 9		Segment Selector*
0x299: Start Pointer for SBS in Memory Group 9	Start Memory Pointer	

0x29a: End Pointer for SBS in Memory Group 9	End Memory Pointer	
0x29b: Write Pointer for SBS in Memory Group 9	Write Memory Pointer, write will clear Channel	
0x2a0: Memory Control Register for DAC in Memory Group 10		Segment Selector*
0x2a1: Start Pointer for DAC in Memory Group 10	Start Memory Pointer	
0x2a2: End Pointer for DAC in Memory Group 10	End Memory Pointer	
0x2a3: Write Pointer for DAC in Memory Group 10	Write Memory Pointer, write will clear Channel	
0x2a8: Memory Control Register for SBS in Memory Group 10		Segment Selector*
0x2a9: Start Pointer for SBS in Memory Group 10	Start Memory Pointer	
0x2aa: End Pointer for SBS in Memory Group 10	End Memory Pointer	
0x2ab: Write Pointer for SBS in Memory Group 10	Write Memory Pointer, write will clear Channel	
0x2b0: Memory Control Register for DAC in Memory Group 11		Segment Selector*
0x2b1: Start Pointer for DAC in Memory Group 11	Start Memory Pointer	
0x2b2: End Pointer for DAC in Memory Group 11	End Memory Pointer	
0x2b3: Write Pointer for DAC in Memory Group 11	Write Memory Pointer, write will clear Channel	
0x2b8: Memory Control Register for SBS in Memory Group 11		Segment Selector*

0x2b9: Start Pointer for SBS in Memory Group 11	Start Memory Pointer	
0x2ba: End Pointer for SBS in Memory Group 11	End Memory Pointer	
0x2bb: Write Pointer for SBS in Memory Group 11	Write Memory Pointer, write will clear Channel	
0x2c0: Memory Control Register for DAC in Memory Group 12		Segment Selector*
0x2c1: Start Pointer for DAC in Memory Group 12	Start Memory Pointer	
0x2c2: End Pointer for DAC in Memory Group 12	End Memory Pointer	
0x2c3: Write Pointer for DAC in Memory Group 12	Write Memory Pointer, write will clear Channel	
0x2c8: Memory Control Register for SBS in Memory Group 12		Segment Selector*
0x2c9: Start Pointer for SBS in Memory Group 12	Start Memory Pointer	
0x2ca: End Pointer for SBS in Memory Group 12	End Memory Pointer	
0x2cb: Write Pointer for SBS in Memory Group 12	Write Memory Pointer, write will clear Channel	
0x2d0: Memory Control Register for DAC in Memory Group 13		Segment Selector*
0x2d1: Start Pointer for DAC in Memory Group 13	Start Memory Pointer	
0x2d2: End Pointer for DAC in Memory Group 13	End Memory Pointer	
0x2d3: Write Pointer for DAC in Memory Group 13	Write Memory Pointer, write will clear Channel	

0x2d8: Memory Control Register for SBS in Memory Group 13		Segment Selector*
0x2d9: Start Pointer for SBS in Memory Group 13	Start Memory Pointer	
0x2da: End Pointer for SBS in Memory Group 13	End Memory Pointer	
0x2db: Write Pointer for SBS in Memory Group 13	Write Memory Pointer, write will clear Channel	
0x2e0: Memory Control Register for DAC in Memory Group 14		Segment Selector*
0x2e1: Start Pointer for DAC in Memory Group 14	Start Memory Pointer	
0x2e2: End Pointer for DAC in Memory Group 14	End Memory Pointer	
0x2e3: Write Pointer for DAC in Memory Group 14	Write Memory Pointer, write will clear Channel	
0x2e8: Memory Control Register for SBS in Memory Group 14		Segment Selector*
0x2e9: Start Pointer for SBS in Memory Group 14	Start Memory Pointer	
0x2ea: End Pointer for SBS in Memory Group 14	End Memory Pointer	
0x2eb: Write Pointer for SBS in Memory Group 14	Write Memory Pointer, write will clear Channel	
0x2f0: Memory Control Register for DAC in Memory Group 15		Segment Selector*
0x2f1: Start Pointer for DAC in Memory Group 15	Start Memory Pointer	
0x2f2: End Pointer for DAC in Memory Group 15	End Memory Pointer	

0x2f3: Write Pointer for DAC in Memory Group 15	Write Memory Pointer, write will clear Channel	
0x2f8: Memory Control Register for SBS in Memory Group 15		Segment Selector*
0x2f9: Start Pointer for SBS in Memory Group 15	Start Memory Pointer	
0x2fa: End Pointer for SBS in Memory Group 15	End Memory Pointer	
0x2fb: Write Pointer for SBS in Memory Group 15	Write Memory Pointer, write will clear Channel	
0x300: Memory Control Register for DAC in Memory Group 16		Segment Selector*
0x301: Start Pointer for DAC in Memory Group 16	Start Memory Pointer	
0x302: End Pointer for DAC in Memory Group 16	End Memory Pointer	
0x303: Write Pointer for DAC in Memory Group 16	Write Memory Pointer, write will clear Channel	
0x308: Memory Control Register for SBS in Memory Group 16		Segment Selector*
0x309: Start Pointer for SBS in Memory Group 16	Start Memory Pointer	
0x30a: End Pointer for SBS in Memory Group 16	End Memory Pointer	
0x30b: Write Pointer for SBS in Memory Group 16	Write Memory Pointer, write will clear Channel	
0x310: Memory Control Register for DAC in Memory Group 17		Segment Selector*
0x311: Start Pointer for DAC in Memory Group 17	Start Memory Pointer	

0x312: End Pointer for DAC in Memory Group 17	End Memory Pointer	
0x313: Write Pointer for DAC in Memory Group 17	Write Memory Pointer, write will clear Channel	
0x318: Memory Control Register for SBS in Memory Group 17		Segment Selector*
0x319: Start Pointer for SBS in Memory Group 17	Start Memory Pointer	
0x31a: End Pointer for SBS in Memory Group 17	End Memory Pointer	
0x31b: Write Pointer for SBS in Memory Group 17	Write Memory Pointer, write will clear Channel	

*** Segment Selector:**

Segment 0 to 255 reflect the Segment ID 0 to 255 from Trigger CTRL logic.

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0x600: Trigger 0 Control Register																									Trigger configuration*											
0x601: Trigger 1 Control Register																									Trigger configuration*											
0x602: Trigger 2 Control Register																									Trigger configuration*											
0x603: Trigger 3 Control Register																									Trigger configuration*											
0x604: Trigger 4 Control Register																									Trigger configuration*											
0x605: Trigger 5 Control Register																									Trigger configuration*											
0x606: Trigger 6 Control Register																									Trigger configuration*											
0x607: Trigger 7 Control Register																									Trigger configuration*											
0x608: Trigger 8 Control Register																									Trigger configuration*											
0x609: Trigger 9 Control Register																									Trigger configuration*											
0x60a: Trigger 10 Control Register																									Trigger configuration*											
0x60b: Trigger 11 Control Register																									Trigger configuration*											

0x60c: Trigger 12 Control Register		Trigger configuration*
0x60d: Trigger 13 Control Register		Trigger configuration*
0x60e: Trigger 14 Control Register		Trigger configuration*
0x60f: Trigger 15 Control Register		Trigger configuration*
0x610: Trigger 16 Control Register		Trigger configuration*
0x611: Trigger 17 Control Register		Trigger configuration*
0x640: Stop Trigger	Trigger 17 to 0, 1 bit per trigger	
0x644: Trigger Speed Monitor		Trigger speed**
0x680: Trigger 0 event limit	Stop trigger after this number of events	
0x681: Trigger 1 event limit	Stop trigger after this number of events	
0x682: Trigger 2 event limit	Stop trigger after this number of events	
0x683: Trigger 3 event limit	Stop trigger after this number of events	
0x684: Trigger 4 event limit	Stop trigger after this number of events	
0x685: Trigger 5 event limit	Stop trigger after this number of events	
0x686: Trigger 6 event limit	Stop trigger after this number of events	
0x687: Trigger 7 event limit	Stop trigger after this number of events	
0x688: Trigger 8 event limit	Stop trigger after this number of events	
0x689: Trigger 9 event limit	Stop trigger after this number of events	
0x68a: Trigger 10 event limit	Stop trigger after this number of events	
0x68b: Trigger 11 event limit	Stop trigger after this number of events	
0x68c: Trigger 12 event limit	Stop trigger after this number of events	
0x68d: Trigger 13 event limit	Stop trigger after this number of events	
0x68e: Trigger 14 event limit	Stop trigger after this number of events	
0x68f: Trigger 15 event limit	Stop trigger after this number of events	

0x690: Trigger 16 event limit	Stop trigger after this number of events
0x691: Trigger 17 event limit	Stop trigger after this number of events
0x6c0: Trigger 0 event counter	current trigger events
0x6c1: Trigger 1 event counter	current trigger events
0x6c2: Trigger 2 event counter	current trigger events
0x6c3: Trigger 3 event counter	current trigger events
0x6c4: Trigger 4 event counter	current trigger events
0x6c5: Trigger 5 event counter	current trigger events
0x6c6: Trigger 6 event counter	current trigger events
0x6c7: Trigger 7 event counter	current trigger events
0x6c8: Trigger 8 event counter	current trigger events
0x6c9: Trigger 9 event counter	current trigger events
0x6ca: Trigger 10 event counter	current trigger events
0x6cb: Trigger 11 event counter	current trigger events
0x6cc: Trigger 12 event counter	current trigger events
0x6cd: Trigger 13 event counter	current trigger events
0x6ce: Trigger 14 event counter	current trigger events
0x6cf: Trigger 15 event counter	current trigger events
0x6d0: Trigger 16 event counter	current trigger events
0x6d1: Trigger 17 event counter	current trigger events
0x700: Trigger 0 repeat limit	number of times to repeat a trigger
0x701: Trigger 1 repeat limit	number of times to repeat a trigger
0x702: Trigger 2 repeat limit	number of times to repeat a trigger

0x703: Trigger 3 repeat limit	number of times to reapeat a trigger
0x704: Trigger 4 repeat limit	number of times to reapeat a trigger
0x705: Trigger 5 repeat limit	number of times to reapeat a trigger
0x706: Trigger 6 repeat limit	number of times to reapeat a trigger
0x707: Trigger 7 repeat limit	number of times to reapeat a trigger
0x708: Trigger 8 repeat limit	number of times to reapeat a trigger
0x709: Trigger 9 repeat limit	number of times to reapeat a trigger
0x70a: Trigger 10 repeat limit	number of times to reapeat a trigger
0x70b: Trigger 11 repeat limit	number of times to reapeat a trigger
0x70c: Trigger 12 repeat limit	number of times to reapeat a trigger
0x70d: Trigger 13 repeat limit	number of times to reapeat a trigger
0x70e: Trigger 14 repeat limit	number of times to reapeat a trigger
0x70f: Trigger 15 repeat limit	number of times to reapeat a trigger
0x710: Trigger 16 repeat limit	number of times to reapeat a trigger
0x711: Trigger 17 repeat limit	number of times to reapeat a trigger
0x740: Trigger 0 repeat counter	current trigger repeats
0x741: Trigger 1 repeat counter	current trigger repeats
0x742: Trigger 2 repeat counter	current trigger repeats
0x743: Trigger 3 repeat counter	current trigger repeats
0x744: Trigger 4 repeat counter	current trigger repeats
0x745: Trigger 5 repeat counter	current trigger repeats
0x746: Trigger 6 repeat counter	current trigger repeats
0x747: Trigger 7 repeat counter	current trigger repeats

0x748: Trigger 8 repeat counter	current trigger repeats
0x749: Trigger 9 repeat counter	current trigger repeats
0x74a: Trigger 10 repeat counter	current trigger repeats
0x74b: Trigger 11 repeat counter	current trigger repeats
0x74c: Trigger 12 repeat counter	current trigger repeats
0x74d: Trigger 13 repeat counter	current trigger repeats
0x74e: Trigger 14 repeat counter	current trigger repeats
0x74f: Trigger 15 repeat counter	current trigger repeats
0x750: Trigger 16 repeat counter	current trigger repeats
0x751: Trigger 17 repeat counter	current trigger repeats
0x780: Trigger 0 segment ID	current segment ID
0x781: Trigger 1 segment ID	current segment ID
0x782: Trigger 2 segment ID	current segment ID
0x783: Trigger 3 segment ID	current segment ID
0x784: Trigger 4 segment ID	current segment ID
0x785: Trigger 5 segment ID	current segment ID
0x786: Trigger 6 segment ID	current segment ID
0x787: Trigger 7 segment ID	current segment ID
0x788: Trigger 8 segment ID	current segment ID
0x789: Trigger 9 segment ID	current segment ID
0x78a: Trigger 10 segment ID	current segment ID
0x78b: Trigger 11 segment ID	current segment ID
0x78c: Trigger 12 segment ID	current segment ID

0x78d: Trigger 13 segment ID	current segment ID
0x78e: Trigger 14 segment ID	current segment ID
0x78f: Trigger 15 segment ID	current segment ID
0x790: Trigger 16 segment ID	current segment ID
0x791: Trigger 17 segment ID	current segment ID

* *Trigger configuration:*

Bit 0: Enable Trigger: not Armed -> Armed

Bit 3:1:

- 0: Stop stimulus sequence at recurring of same trigger event
- 1: Restart stimulus sequence at recurring of same trigger event
- 2: Ignore same trigger and continue processing
- 3: Gate stimulus sequence at trigger event

Bit 5:4:

- ```
0: Stop stimulus sequence at occurring of other trigger event
1: Restart stimulus sequence at occurring of other trigger event
2: Ignore other trigger and continue processing
```

bit 7-6: Status of Trigger statemachine (00: not Armed, 01: Armed, 10: Triggerd (running), 11: Reserved)

**\*\*Trigger speed:**

| Value | STG speed        |
|-------|------------------|
| 0x00  | 12.5 kHz         |
| 0x01  | 25 kHz           |
| 0x02  | 50 kHz (default) |
| 0x03  | 100 kHz          |
| 0x04  | 200 kHz          |
| 0x05  | 400 kHz          |

| Register                                                         | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15                          | 14 | 13 | 12 | 11 | 10 | 9 | 8               | 7                                            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
|------------------------------------------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------------------|----|----|----|----|----|---|-----------------|----------------------------------------------|---|---|---|---|---|---|---|--|--|
| 0x800:<br>Memory<br>Group 0<br>DAC Data<br>Read<br>Configuration |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | used for<br>DAC<br>Data(RO) |    |    |    |    |    |   | Data<br>Source* | Trigger number used<br>to start this channel |   |   |   |   |   |   |   |  |  |
| 0x801:<br>Memory<br>Group 0<br>SBS Data<br>Read<br>Configuration |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | used for<br>DAC<br>Data(RO) |    |    |    |    |    |   | Data<br>Source* | Trigger number used<br>to start this channel |   |   |   |   |   |   |   |  |  |

|                                                                  |  |                             |  |                 |                                              |
|------------------------------------------------------------------|--|-----------------------------|--|-----------------|----------------------------------------------|
| 0x802:<br>Memory<br>Group 1<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x803:<br>Memory<br>Group 1<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x804:<br>Memory<br>Group 2<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x805:<br>Memory<br>Group 2<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x806:<br>Memory<br>Group 3<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x807:<br>Memory<br>Group 3<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x808:<br>Memory<br>Group 4<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x809:<br>Memory<br>Group 4<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x80a:<br>Memory<br>Group 5<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |

|                                                                  |  |                             |  |                 |                                              |
|------------------------------------------------------------------|--|-----------------------------|--|-----------------|----------------------------------------------|
| 0x80b:<br>Memory<br>Group 5<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x80c:<br>Memory<br>Group 6<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x80d:<br>Memory<br>Group 6<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x80e:<br>Memory<br>Group 7<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x80f:<br>Memory<br>Group 7<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x810:<br>Memory<br>Group 8<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x811:<br>Memory<br>Group 8<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x812:<br>Memory<br>Group 9<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x813:<br>Memory<br>Group 9<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |

|                                                                   |  |                             |  |                 |                                              |
|-------------------------------------------------------------------|--|-----------------------------|--|-----------------|----------------------------------------------|
| 0x814:<br>Memory<br>Group 10<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x815:<br>Memory<br>Group 10<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x816:<br>Memory<br>Group 11<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x817:<br>Memory<br>Group 11<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x818:<br>Memory<br>Group 12<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x819:<br>Memory<br>Group 12<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x81a:<br>Memory<br>Group 13<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x81b:<br>Memory<br>Group 13<br>SBS Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x81c:<br>Memory<br>Group 14<br>DAC Data<br>Read<br>Configuration |  | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |

|                                                                   |                           |                             |  |                 |                                              |
|-------------------------------------------------------------------|---------------------------|-----------------------------|--|-----------------|----------------------------------------------|
| 0x81d:<br>Memory<br>Group 14<br>SBS Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x81e:<br>Memory<br>Group 15<br>DAC Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x81f:<br>Memory<br>Group 15<br>SBS Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x820:<br>Memory<br>Group 16<br>DAC Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x821:<br>Memory<br>Group 16<br>SBS Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x822:<br>Memory<br>Group 17<br>DAC Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x823:<br>Memory<br>Group 17<br>SBS Data<br>Read<br>Configuration |                           | used for<br>DAC<br>Data(RO) |  | Data<br>Source* | Trigger number used<br>to start this channel |
| 0x880:<br>Memory<br>Group 0<br>static value<br>for DAC            | value used in manual mode |                             |  |                 |                                              |
| 0x881:<br>Memory<br>Group 0<br>static value<br>for SBS            | value used in manual mode |                             |  |                 |                                              |

|                                                        |  |                           |
|--------------------------------------------------------|--|---------------------------|
| 0x882:<br>Memory<br>Group 1<br>static value<br>for DAC |  | value used in manual mode |
| 0x883:<br>Memory<br>Group 1<br>static value<br>for SBS |  | value used in manual mode |
| 0x884:<br>Memory<br>Group 2<br>static value<br>for DAC |  | value used in manual mode |
| 0x885:<br>Memory<br>Group 2<br>static value<br>for SBS |  | value used in manual mode |
| 0x886:<br>Memory<br>Group 3<br>static value<br>for DAC |  | value used in manual mode |
| 0x887:<br>Memory<br>Group 3<br>static value<br>for SBS |  | value used in manual mode |
| 0x888:<br>Memory<br>Group 4<br>static value<br>for DAC |  | value used in manual mode |
| 0x889:<br>Memory<br>Group 4<br>static value<br>for SBS |  | value used in manual mode |
| 0x88a:<br>Memory<br>Group 5<br>static value<br>for DAC |  | value used in manual mode |
| 0x88b:<br>Memory<br>Group 5<br>static value<br>for SBS |  | value used in manual mode |

|                                                         |  |                           |
|---------------------------------------------------------|--|---------------------------|
| 0x88c:<br>Memory<br>Group 6<br>static value<br>for DAC  |  | value used in manual mode |
| 0x88d:<br>Memory<br>Group 6<br>static value<br>for SBS  |  | value used in manual mode |
| 0x88e:<br>Memory<br>Group 7<br>static value<br>for DAC  |  | value used in manual mode |
| 0x88f:<br>Memory<br>Group 7<br>static value<br>for SBS  |  | value used in manual mode |
| 0x890:<br>Memory<br>Group 8<br>static value<br>for DAC  |  | value used in manual mode |
| 0x891:<br>Memory<br>Group 8<br>static value<br>for SBS  |  | value used in manual mode |
| 0x892:<br>Memory<br>Group 9<br>static value<br>for DAC  |  | value used in manual mode |
| 0x893:<br>Memory<br>Group 9<br>static value<br>for SBS  |  | value used in manual mode |
| 0x894:<br>Memory<br>Group 10<br>static value<br>for DAC |  | value used in manual mode |
| 0x895:<br>Memory<br>Group 10<br>static value<br>for SBS |  | value used in manual mode |



|                                                         |  |                           |
|---------------------------------------------------------|--|---------------------------|
| 0x896:<br>Memory<br>Group 11<br>static value<br>for DAC |  | value used in manual mode |
| 0x897:<br>Memory<br>Group 11<br>static value<br>for SBS |  | value used in manual mode |
| 0x898:<br>Memory<br>Group 12<br>static value<br>for DAC |  | value used in manual mode |
| 0x899:<br>Memory<br>Group 12<br>static value<br>for SBS |  | value used in manual mode |
| 0x89a:<br>Memory<br>Group 13<br>static value<br>for DAC |  | value used in manual mode |
| 0x89b:<br>Memory<br>Group 13<br>static value<br>for SBS |  | value used in manual mode |
| 0x89c:<br>Memory<br>Group 14<br>static value<br>for DAC |  | value used in manual mode |
| 0x89d:<br>Memory<br>Group 14<br>static value<br>for SBS |  | value used in manual mode |
| 0x89e:<br>Memory<br>Group 15<br>static value<br>for DAC |  | value used in manual mode |
| 0x89f:<br>Memory<br>Group 15<br>static value<br>for SBS |  | value used in manual mode |

|                                               |                                           |                           |
|-----------------------------------------------|-------------------------------------------|---------------------------|
| 0x8a0: Memory Group 16 static value for DAC   |                                           | value used in manual mode |
| 0x8a1: Memory Group 16 static value for SBS   |                                           | value used in manual mode |
| 0x8a2: Memory Group 17 static value for DAC   |                                           | value used in manual mode |
| 0x8a3: Memory Group 17 static value for SBS   |                                           | value used in manual mode |
| 0x900: Read pointer of Memory Group 0 for DAC | current read pointer position of read FSM |                           |
| 0x901: Read pointer of Memory Group 0 for SBS | current read pointer position of read FSM |                           |
| 0x902: Read pointer of Memory Group 1 for DAC | current read pointer position of read FSM |                           |
| 0x903: Read pointer of Memory Group 1 for SBS | current read pointer position of read FSM |                           |
| 0x904: Read pointer of Memory Group 2 for DAC | current read pointer position of read FSM |                           |
| 0x905: Read pointer of Memory Group 2 for SBS | current read pointer position of read FSM |                           |

|                                               |                                           |
|-----------------------------------------------|-------------------------------------------|
| 0x906: Read pointer of Memory Group 3 for DAC | current read pointer position of read FSM |
| 0x907: Read pointer of Memory Group 3 for SBS | current read pointer position of read FSM |
| 0x908: Read pointer of Memory Group 4 for DAC | current read pointer position of read FSM |
| 0x909: Read pointer of Memory Group 4 for SBS | current read pointer position of read FSM |
| 0x90a: Read pointer of Memory Group 5 for DAC | current read pointer position of read FSM |
| 0x90b: Read pointer of Memory Group 5 for SBS | current read pointer position of read FSM |
| 0x90c: Read pointer of Memory Group 6 for DAC | current read pointer position of read FSM |
| 0x90d: Read pointer of Memory Group 6 for SBS | current read pointer position of read FSM |
| 0x90e: Read pointer of Memory Group 7 for DAC | current read pointer position of read FSM |
| 0x90f: Read pointer of Memory Group 7 for SBS | current read pointer position of read FSM |

|                                                |                                           |
|------------------------------------------------|-------------------------------------------|
| 0x910: Read pointer of Memory Group 8 for DAC  | current read pointer position of read FSM |
| 0x911: Read pointer of Memory Group 8 for SBS  | current read pointer position of read FSM |
| 0x912: Read pointer of Memory Group 9 for DAC  | current read pointer position of read FSM |
| 0x913: Read pointer of Memory Group 9 for SBS  | current read pointer position of read FSM |
| 0x914: Read pointer of Memory Group 10 for DAC | current read pointer position of read FSM |
| 0x915: Read pointer of Memory Group 10 for SBS | current read pointer position of read FSM |
| 0x916: Read pointer of Memory Group 11 for DAC | current read pointer position of read FSM |
| 0x917: Read pointer of Memory Group 11 for SBS | current read pointer position of read FSM |
| 0x918: Read pointer of Memory Group 12 for DAC | current read pointer position of read FSM |
| 0x919: Read pointer of Memory Group 12 for SBS | current read pointer position of read FSM |

|                                                |                                           |
|------------------------------------------------|-------------------------------------------|
| 0x91a: Read pointer of Memory Group 13 for DAC | current read pointer position of read FSM |
| 0x91b: Read pointer of Memory Group 13 for SBS | current read pointer position of read FSM |
| 0x91c: Read pointer of Memory Group 14 for DAC | current read pointer position of read FSM |
| 0x91d: Read pointer of Memory Group 14 for SBS | current read pointer position of read FSM |
| 0x91e: Read pointer of Memory Group 15 for DAC | current read pointer position of read FSM |
| 0x91f: Read pointer of Memory Group 15 for SBS | current read pointer position of read FSM |
| 0x920: Read pointer of Memory Group 16 for DAC | current read pointer position of read FSM |
| 0x921: Read pointer of Memory Group 16 for SBS | current read pointer position of read FSM |
| 0x922: Read pointer of Memory Group 17 for DAC | current read pointer position of read FSM |
| 0x923: Read pointer of Memory Group 17 for SBS | current read pointer position of read FSM |

**\*Data source:**

00: Stim. MEM Block X as Source (default)  
 01: Static value (manual mode, mainly for testing)  
 10: DSP direct stream as Source  
 11: Reserved, not Valid

| Register                                            | 31               | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16               | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                                                   | 6                 | 5                | 4 | 3 | 2 | 1                                     | 0 |
|-----------------------------------------------------|------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------------|----|----|----|----|----|----|---|---|-----------------------------------------------------|-------------------|------------------|---|---|---|---------------------------------------|---|
| 0xa10:<br>Current<br>Voltage<br>Switch              |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   |                                                     |                   |                  |   |   |   | 1 = voltage mode;<br>0 = current mode |   |
| 0xa14:<br>Impedance<br>Ground<br>Control            |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | DoImpTest                                           | ImpStg_DoStimulus | ImpStg_Grounding |   |   |   |                                       |   |
| 0xa1c:<br>Impedance<br>STG<br>Config                | ImpStg_Frequency |    |    |    |    |    |    |    |    |    |    |    |    |    |    | ImpStg_Amplitude |    |    |    |    |    |    |   |   |                                                     |                   |                  |   |   |   |                                       |   |
| 0xa80:<br>Electrode<br>Group* 0<br>Source<br>Select |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | Select Stimulation Memory Group for Electrode Group |                   |                  |   |   |   |                                       |   |
| 0xa81:<br>Electrode<br>Group* 1<br>Source<br>Select |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | Select Stimulation Memory Group for Electrode Group |                   |                  |   |   |   |                                       |   |
| 0xa82:<br>Electrode<br>Group* 2<br>Source<br>Select |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | Select Stimulation Memory Group for Electrode Group |                   |                  |   |   |   |                                       |   |
| 0xa83:<br>Electrode<br>Group* 3<br>Source<br>Select |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | Select Stimulation Memory Group for Electrode Group |                   |                  |   |   |   |                                       |   |
| 0xa84:<br>Electrode<br>Group* 4<br>Source<br>Select |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | Select Stimulation Memory Group for Electrode Group |                   |                  |   |   |   |                                       |   |
| 0xa85:<br>Electrode<br>Group* 5<br>Source<br>Select |                  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |                  |    |    |    |    |    |    |   |   | Select Stimulation Memory Group for Electrode Group |                   |                  |   |   |   |                                       |   |

|                                                         |  |                                                     |
|---------------------------------------------------------|--|-----------------------------------------------------|
| 0xa86:<br>Electrode<br>Group* 6<br>Source<br>Select     |  | Select Stimulation Memory Group for Electrode Group |
| 0xa87:<br>Electrode<br>Group* 7<br>Source<br>Select     |  | Select Stimulation Memory Group for Electrode Group |
| 0xa88:<br>Electrode<br>Group* 8<br>Source<br>Select     |  | Select Stimulation Memory Group for Electrode Group |
| 0xa89:<br>Electrode<br>Group* 9<br>Source<br>Select     |  | Select Stimulation Memory Group for Electrode Group |
| 0xa8a:<br>Electrode<br>Group*<br>10<br>Source<br>Select |  | Select Stimulation Memory Group for Electrode Group |
| 0xa8b:<br>Electrode<br>Group*<br>11<br>Source<br>Select |  | Select Stimulation Memory Group for Electrode Group |
| 0xa8c:<br>Electrode<br>Group*<br>12<br>Source<br>Select |  | Select Stimulation Memory Group for Electrode Group |
| 0xa8d:<br>Electrode<br>Group*<br>13<br>Source<br>Select |  | Select Stimulation Memory Group for Electrode Group |
| 0xa8e:<br>Electrode<br>Group*<br>14<br>Source<br>Select |  | Select Stimulation Memory Group for Electrode Group |

|                                                            |  |        |                                                     |
|------------------------------------------------------------|--|--------|-----------------------------------------------------|
| 0xa8f:<br>Electrode<br>Group*<br>15<br>Source<br>Select    |  |        | Select Stimulation Memory Group for Electrode Group |
| 0xa90:<br>Electrode<br>Group*<br>16<br>Source<br>Select    |  |        | Select Stimulation Memory Group for Electrode Group |
| 0xa91:<br>Electrode<br>Group*<br>17<br>Source<br>Select    |  |        | Select Stimulation Memory Group for Electrode Group |
| 0xb00:<br>Dac A in<br>Electr.<br>Gr. 0<br>Data<br>Register |  | Enable | DAC Data                                            |
| 0xb01:<br>Dac B in<br>Electr.<br>Gr. 0<br>Data<br>Register |  | Enable | DAC Data                                            |
| 0xb02:<br>Dac A in<br>Electr.<br>Gr. 1<br>Data<br>Register |  | Enable | DAC Data                                            |
| 0xb03:<br>Dac B in<br>Electr.<br>Gr. 1<br>Data<br>Register |  | Enable | DAC Data                                            |
| 0xb04:<br>Dac A in<br>Electr.<br>Gr. 2<br>Data<br>Register |  | Enable | DAC Data                                            |
| 0xb05:<br>Dac B in<br>Electr.<br>Gr. 2<br>Data<br>Register |  | Enable | DAC Data                                            |



|                                                            |  |        |          |
|------------------------------------------------------------|--|--------|----------|
| 0xb06:<br>Dac A in<br>Electr.<br>Gr. 3<br>Data<br>Register |  | Enable | DAC Data |
| 0xb07:<br>Dac B in<br>Electr.<br>Gr. 3<br>Data<br>Register |  | Enable | DAC Data |
| 0xb08:<br>Dac A in<br>Electr.<br>Gr. 4<br>Data<br>Register |  | Enable | DAC Data |
| 0xb09:<br>Dac B in<br>Electr.<br>Gr. 4<br>Data<br>Register |  | Enable | DAC Data |
| 0xb0a:<br>Dac A in<br>Electr.<br>Gr. 5<br>Data<br>Register |  | Enable | DAC Data |
| 0xb0b:<br>Dac B in<br>Electr.<br>Gr. 5<br>Data<br>Register |  | Enable | DAC Data |
| 0xb0c:<br>Dac A in<br>Electr.<br>Gr. 6<br>Data<br>Register |  | Enable | DAC Data |
| 0xb0d:<br>Dac B in<br>Electr.<br>Gr. 6<br>Data<br>Register |  | Enable | DAC Data |
| 0xb0e:<br>Dac A in<br>Electr.<br>Gr. 7<br>Data<br>Register |  | Enable | DAC Data |

|                                                             |  |        |          |
|-------------------------------------------------------------|--|--------|----------|
| 0xb0f:<br>Dac B in<br>Electr.<br>Gr. 7<br>Data<br>Register  |  | Enable | DAC Data |
| 0xb10:<br>Dac A in<br>Electr.<br>Gr. 8<br>Data<br>Register  |  | Enable | DAC Data |
| 0xb11:<br>Dac B in<br>Electr.<br>Gr. 8<br>Data<br>Register  |  | Enable | DAC Data |
| 0xb12:<br>Dac A in<br>Electr.<br>Gr. 9<br>Data<br>Register  |  | Enable | DAC Data |
| 0xb13:<br>Dac B in<br>Electr.<br>Gr. 9<br>Data<br>Register  |  | Enable | DAC Data |
| 0xb14:<br>Dac A in<br>Electr.<br>Gr. 10<br>Data<br>Register |  | Enable | DAC Data |
| 0xb15:<br>Dac B in<br>Electr.<br>Gr. 10<br>Data<br>Register |  | Enable | DAC Data |
| 0xb16:<br>Dac A in<br>Electr.<br>Gr. 11<br>Data<br>Register |  | Enable | DAC Data |
| 0xb17:<br>Dac B in<br>Electr.<br>Gr. 11<br>Data<br>Register |  | Enable | DAC Data |

|                                                             |  |        |          |
|-------------------------------------------------------------|--|--------|----------|
| 0xb18:<br>Dac A in<br>Electr.<br>Gr. 12<br>Data<br>Register |  | Enable | DAC Data |
| 0xb19:<br>Dac B in<br>Electr.<br>Gr. 12<br>Data<br>Register |  | Enable | DAC Data |
| 0xb1a:<br>Dac A in<br>Electr.<br>Gr. 13<br>Data<br>Register |  | Enable | DAC Data |
| 0xb1b:<br>Dac B in<br>Electr.<br>Gr. 13<br>Data<br>Register |  | Enable | DAC Data |
| 0xb1c:<br>Dac A in<br>Electr.<br>Gr. 14<br>Data<br>Register |  | Enable | DAC Data |
| 0xb1d:<br>Dac B in<br>Electr.<br>Gr. 14<br>Data<br>Register |  | Enable | DAC Data |
| 0xb1e:<br>Dac A in<br>Electr.<br>Gr. 15<br>Data<br>Register |  | Enable | DAC Data |
| 0xb1f:<br>Dac B in<br>Electr.<br>Gr. 15<br>Data<br>Register |  | Enable | DAC Data |
| 0xb20:<br>Dac A in<br>Electr.<br>Gr. 16<br>Data<br>Register |  | Enable | DAC Data |

|                                                             |  |        |                                                   |
|-------------------------------------------------------------|--|--------|---------------------------------------------------|
| 0xb21:<br>Dac B in<br>Electr.<br>Gr. 16<br>Data<br>Register |  | Enable | DAC Data                                          |
| 0xb22:<br>Dac A in<br>Electr.<br>Gr. 17<br>Data<br>Register |  | Enable | DAC Data                                          |
| 0xb23:<br>Dac B in<br>Electr.<br>Gr. 17<br>Data<br>Register |  | Enable | DAC Data                                          |
| 0xb80:<br>Offset<br>Register<br>for DAC<br>A 0              |  |        | Offset Correction Value for DAC A in Current Mode |
| 0xb81:<br>Offset<br>Register<br>for DAC<br>B 0              |  |        | Offset Correction Value for DAC B in Current Mode |
| 0xb82:<br>Offset<br>Register<br>for DAC<br>A 1              |  |        | Offset Correction Value for DAC A in Current Mode |
| 0xb83:<br>Offset<br>Register<br>for DAC<br>B 1              |  |        | Offset Correction Value for DAC B in Current Mode |
| 0xb84:<br>Offset<br>Register<br>for DAC<br>A 2              |  |        | Offset Correction Value for DAC A in Current Mode |
| 0xb85:<br>Offset<br>Register<br>for DAC<br>B 2              |  |        | Offset Correction Value for DAC B in Current Mode |
| 0xb86:<br>Offset<br>Register<br>for DAC<br>A 3              |  |        | Offset Correction Value for DAC A in Current Mode |

|                                                |  |                                                   |
|------------------------------------------------|--|---------------------------------------------------|
| 0xb87:<br>Offset<br>Register<br>for DAC<br>B 3 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb88:<br>Offset<br>Register<br>for DAC<br>A 4 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb89:<br>Offset<br>Register<br>for DAC<br>B 4 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb8a:<br>Offset<br>Register<br>for DAC<br>A 5 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb8b:<br>Offset<br>Register<br>for DAC<br>B 5 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb8c:<br>Offset<br>Register<br>for DAC<br>A 6 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb8d:<br>Offset<br>Register<br>for DAC<br>B 6 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb8e:<br>Offset<br>Register<br>for DAC<br>A 7 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb8f:<br>Offset<br>Register<br>for DAC<br>B 7 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb90:<br>Offset<br>Register<br>for DAC<br>A 8 |  | Offset Correction Value for DAC A in Current Mode |

|                                                 |  |                                                   |
|-------------------------------------------------|--|---------------------------------------------------|
| 0xb91:<br>Offset<br>Register<br>for DAC<br>B 8  |  | Offset Correction Value for DAC B in Current Mode |
| 0xb92:<br>Offset<br>Register<br>for DAC<br>A 9  |  | Offset Correction Value for DAC A in Current Mode |
| 0xb93:<br>Offset<br>Register<br>for DAC<br>B 9  |  | Offset Correction Value for DAC B in Current Mode |
| 0xb94:<br>Offset<br>Register<br>for DAC<br>A 10 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb95:<br>Offset<br>Register<br>for DAC<br>B 10 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb96:<br>Offset<br>Register<br>for DAC<br>A 11 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb97:<br>Offset<br>Register<br>for DAC<br>B 11 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb98:<br>Offset<br>Register<br>for DAC<br>A 12 |  | Offset Correction Value for DAC A in Current Mode |
| 0xb99:<br>Offset<br>Register<br>for DAC<br>B 12 |  | Offset Correction Value for DAC B in Current Mode |
| 0xb9a:<br>Offset<br>Register<br>for DAC<br>A 13 |  | Offset Correction Value for DAC A in Current Mode |

|                                                               |  |                                                   |
|---------------------------------------------------------------|--|---------------------------------------------------|
| 0xb9b:<br>Offset<br>Register<br>for DAC<br>B 13               |  | Offset Correction Value for DAC B in Current Mode |
| 0xb9c:<br>Offset<br>Register<br>for DAC<br>A 14               |  | Offset Correction Value for DAC A in Current Mode |
| 0xb9d:<br>Offset<br>Register<br>for DAC<br>B 14               |  | Offset Correction Value for DAC B in Current Mode |
| 0xb9e:<br>Offset<br>Register<br>for DAC<br>A 15               |  | Offset Correction Value for DAC A in Current Mode |
| 0xb9f:<br>Offset<br>Register<br>for DAC<br>B 15               |  | Offset Correction Value for DAC B in Current Mode |
| 0xba0:<br>Offset<br>Register<br>for DAC<br>A 16               |  | Offset Correction Value for DAC A in Current Mode |
| 0xba1:<br>Offset<br>Register<br>for DAC<br>B 16               |  | Offset Correction Value for DAC B in Current Mode |
| 0xba2:<br>Offset<br>Register<br>for DAC<br>A 17               |  | Offset Correction Value for DAC A in Current Mode |
| 0xba3:<br>Offset<br>Register<br>for DAC<br>B 17               |  | Offset Correction Value for DAC B in Current Mode |
| 0xbc0:<br>DAC A<br>in Electr.<br>Gr. 0<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format                  |

|                                                               |  |                                  |
|---------------------------------------------------------------|--|----------------------------------|
| 0xbc1:<br>DAC B<br>in Electr.<br>Gr. 0<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc2:<br>DAC A<br>in Electr.<br>Gr. 1<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc3:<br>DAC B<br>in Electr.<br>Gr. 1<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc4:<br>DAC A<br>in Electr.<br>Gr. 2<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc5:<br>DAC B<br>in Electr.<br>Gr. 2<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc6:<br>DAC A<br>in Electr.<br>Gr. 3<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc7:<br>DAC B<br>in Electr.<br>Gr. 3<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc8:<br>DAC A<br>in Electr.<br>Gr. 4<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbc9:<br>DAC B<br>in Electr.<br>Gr. 4<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |



|                                                               |  |                                  |
|---------------------------------------------------------------|--|----------------------------------|
| 0xbca:<br>DAC A<br>in Electr.<br>Gr. 5<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbcb:<br>DAC B<br>in Electr.<br>Gr. 5<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbcc:<br>DAC A<br>in Electr.<br>Gr. 6<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbcd:<br>DAC B<br>in Electr.<br>Gr. 6<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbce:<br>DAC A<br>in Electr.<br>Gr. 7<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbcf:<br>DAC B<br>in Electr.<br>Gr. 7<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd0:<br>DAC A<br>in Electr.<br>Gr. 8<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd1:<br>DAC B<br>in Electr.<br>Gr. 8<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd2:<br>DAC A<br>in Electr.<br>Gr. 9<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |

|                                                                |  |                                  |
|----------------------------------------------------------------|--|----------------------------------|
| 0xbd3:<br>DAC B<br>in Electr.<br>Gr. 9<br>Weighting<br>Factor  |  | Weighting Factor in Q1.16 Format |
| 0xbd4:<br>DAC A<br>in Electr.<br>Gr. 10<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd5:<br>DAC B<br>in Electr.<br>Gr. 10<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd6:<br>DAC A<br>in Electr.<br>Gr. 11<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd7:<br>DAC B<br>in Electr.<br>Gr. 11<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd8:<br>DAC A<br>in Electr.<br>Gr. 12<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbd9:<br>DAC B<br>in Electr.<br>Gr. 12<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbda:<br>DAC A<br>in Electr.<br>Gr. 13<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbdb:<br>DAC B<br>in Electr.<br>Gr. 13<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |

|                                                                |  |                                  |
|----------------------------------------------------------------|--|----------------------------------|
| 0xbdc:<br>DAC A<br>in Electr.<br>Gr. 14<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbdd:<br>DAC B<br>in Electr.<br>Gr. 14<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbde:<br>DAC A<br>in Electr.<br>Gr. 15<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbdf:<br>DAC B<br>in Electr.<br>Gr. 15<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbe0:<br>DAC A<br>in Electr.<br>Gr. 16<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbe1:<br>DAC B<br>in Electr.<br>Gr. 16<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbe2:<br>DAC A<br>in Electr.<br>Gr. 17<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |
| 0xbe3:<br>DAC B<br>in Electr.<br>Gr. 17<br>Weighting<br>Factor |  | Weighting Factor in Q1.16 Format |

**\*Electrode Group::**

0: Electrode 0 – 15  
 1: Electrode 16 – 29  
 2: Electrode 30 – 43  
 3: Electrode 44 – 57

|               |     |   |     |
|---------------|-----|---|-----|
| 4: Electrode  | 58  | - | 71  |
| 5: Electrode  | 72  | - | 85  |
| 6: Electrode  | 86  | - | 99  |
| 7: Electrode  | 100 | - | 113 |
| 8: Electrode  | 114 | - | 127 |
| 9: Electrode  | 128 | - | 141 |
| 10: Electrode | 142 | - | 155 |
| 11: Electrode | 156 | - | 169 |
| 12: Electrode | 170 | - | 183 |
| 13: Electrode | 184 | - | 197 |
| 14: Electrode | 198 | - | 211 |
| 15: Electrode | 212 | - | 225 |
| 16: Electrode | 226 | - | 239 |
| 17: Electrode | 240 | - | 255 |

| Register                            | 31                                                                                  | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8                                  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------------------------|-------------------------------------------------------------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|------------------------------------|---|---|---|---|---|---|---|---|
| 0xc50: Electrode Config ID          |                                                                                     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   | Electrode Config ID                |   |   |   |   |   |   |   |   |
| 0xc51: Config ID Source             |                                                                                     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   | Electrode Config ID source select* |   |   |   |   |   |   |   |   |
| 0xc70: Electrode Mode Configuration | Electrodes 31 to 0 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc71: Electrode Mode Configuration | Electrodes 63 to 32 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc72: Electrode Mode Configuration | Electrodes 95 to 64 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc73: Electrode Mode Configuration | Electrodes 127 to 96 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc74: Electrode Mode Configuration | Electrodes 159 to 128 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc75: Electrode Mode Configuration | Electrodes 191 to 160 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc76: Electrode Mode Configuration | Electrodes 223 to 192 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xc77: Electrode Mode Configuration | Electrodes 255 to 224 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode) |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xca0: Electrode Enable             | Electrodes 31 to 0, 1 bit per electrode                                             |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |
| 0xca1: Electrode Enable             | Electrodes 63 to 32, 1 bit per electrode                                            |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |                                    |   |   |   |   |   |   |   |   |

|                                                       |                                              |
|-------------------------------------------------------|----------------------------------------------|
| 0xca2: Electrode Enable                               | Electrodes 95 to 64, 1 bit per electrode     |
| 0xca3: Electrode Enable                               | Electrodes 127 to 96, 1 bit per electrode    |
| 0xca4: Electrode Enable                               | Electrodes 159 to 128, 1 bit per electrode   |
| 0xca5: Electrode Enable                               | Electrodes 191 to 160, 1 bit per electrode   |
| 0xca6: Electrode Enable                               | Electrodes 223 to 192, 1 bit per electrode   |
| 0xca7: Electrode Enable                               | Electrodes 255 to 224, 1 bit per electrode   |
| 0xcd0: Electrode MUX position when stimulus is active | Electrodes 15 to 0, 2 bit per electrode**    |
| 0xcd1: Electrode MUX position when stimulus is active | Electrodes 31 to 16, 2 bit per electrode**   |
| 0xcd2: Electrode MUX position when stimulus is active | Electrodes 47 to 32, 2 bit per electrode**   |
| 0xcd3: Electrode MUX position when stimulus is active | Electrodes 63 to 48, 2 bit per electrode**   |
| 0xcd4: Electrode MUX position when stimulus is active | Electrodes 79 to 64, 2 bit per electrode**   |
| 0xcd5: Electrode MUX position when stimulus is active | Electrodes 95 to 80, 2 bit per electrode**   |
| 0xcd6: Electrode MUX position when stimulus is active | Electrodes 111 to 96, 2 bit per electrode**  |
| 0xcd7: Electrode MUX position when stimulus is active | Electrodes 127 to 112, 2 bit per electrode** |
| 0xcd8: Electrode MUX position when stimulus is active | Electrodes 143 to 128, 2 bit per electrode** |

|                                                       |                                              |
|-------------------------------------------------------|----------------------------------------------|
| 0xcd9: Electrode MUX position when stimulus is active | Electrodes 159 to 144, 2 bit per electrode** |
| 0xcda: Electrode MUX position when stimulus is active | Electrodes 175 to 160, 2 bit per electrode** |
| 0xcdb: Electrode MUX position when stimulus is active | Electrodes 191 to 176, 2 bit per electrode** |
| 0xcde: Electrode MUX position when stimulus is active | Electrodes 207 to 192, 2 bit per electrode** |
| 0xcdd: Electrode MUX position when stimulus is active | Electrodes 223 to 208, 2 bit per electrode** |
| 0xcde: Electrode MUX position when stimulus is active | Electrodes 239 to 224, 2 bit per electrode** |
| 0xcdf: Electrode MUX position when stimulus is active | Electrodes 255 to 240, 2 bit per electrode** |

**\*Electrode Config ID Source Select:**

```

00 00000: Trigger 0 ID
00 00001: Trigger 1 ID
00 00010: Trigger 2 ID
00 00011: Trigger 3 ID
00 00100: Trigger 4 ID
00 00101: Trigger 5 ID
00 00110: Trigger 6 ID
00 00111: Trigger 7 ID
00 01000: Trigger 8 ID
00 01001: Trigger 9 ID
00 01010: Trigger 10 ID
00 01011: Trigger 11 ID
00 01100: Trigger 12 ID
00 01101: Trigger 13 ID
00 01110: Trigger 14 ID
00 01111: Trigger 15 ID
00 10000: Trigger 16 ID
00 10001: Trigger 17 ID
00 10010: Reserved
...

```

```

00 11111: Reserved

01 00000: Sideband 1, bits 15:8
01 00001: Sideband 2, bits 15:8
01 00010: Sideband 3, bits 15:8
01 00011: Sideband 4, bits 15:8
01 00100: Sideband 5, bits 15:8
01 00101: Sideband 6, bits 15:8
01 00110: Sideband 7, bits 15:8
01 00111: Sideband 8, bits 15:8
01 01000: Sideband 9, bits 15:8
01 01001: Sideband 10, bits 15:8
01 01010: Sideband 11, bits 15:8
01 01011: Sideband 12, bits 15:8
01 01100: Sideband 13, bits 15:8
01 01101: Sideband 14, bits 15:8
01 01110: Sideband 15, bits 15:8
01 01111: Sideband 16, bits 15:8
01 10000: Sideband 17, bits 15:8
01 10001: Sideband 18, bits 15:8
01 10010: Reserved

...
01 11111: Reserved

10 XXXXX: Manual Register

11 XXXXX: Reserved

```

**\*\*Electrode MUX position:**

```

00: electrode to ADC
01: DAC 0
10: DAC 1
11: GND (Impedance test, only in manual mode)

```

| Register                      | 31     | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23     | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------------------|--------|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|------------------------------------------|---|---|---|---|---|---|---|
| 0xf00: Memory Address         | Adress |    |    |    |    |    |    |    |        |    |    |    |    |    |    |    |        |    |    |    |    |    |   |   |                                          |   |   |   |   |   |   |   |
| 0xf04: Memory Data            | Byte 4 |    |    |    |    |    |    |    | Byte 3 |    |    |    |    |    |    |    | Byte 2 |    |    |    |    |    |   |   | Byte 1                                   |   |   |   |   |   |   |   |
| 0xf10: Max used Memory Groups |        |    |    |    |    |    |    |    |        |    |    |    |    |    |    |    |        |    |    |    |    |    |   |   | # of Maximum used Memory Groups (1 - 18) |   |   |   |   |   |   |   |

|                                                              |                           |                           |
|--------------------------------------------------------------|---------------------------|---------------------------|
| 0xf11:<br>MEM<br>Segments<br>Shift                           |                           | Segments needed*          |
| 0xf12:<br>Memory<br>Pointer<br>Config                        |                           | Trigger<br>Ptr.<br>Config |
| 0xf80:<br>Memory<br>Group 0<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |                           |
| 0xf81:<br>Memory<br>Group 0<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |                           |
| 0xf82:<br>Memory<br>Group 1<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |                           |
| 0xf83:<br>Memory<br>Group 1<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |                           |
| 0xf84:<br>Memory<br>Group 2<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |                           |
| 0xf85:<br>Memory<br>Group 2<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |                           |
| 0xf86:<br>Memory<br>Group 3<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |                           |



|                                                              |                           |
|--------------------------------------------------------------|---------------------------|
| 0xf87:<br>Memory<br>Group 3<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf88:<br>Memory<br>Group 4<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf89:<br>Memory<br>Group 4<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf8a:<br>Memory<br>Group 5<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf8b:<br>Memory<br>Group 5<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf8c:<br>Memory<br>Group 6<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf8d:<br>Memory<br>Group 6<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf8e:<br>Memory<br>Group 7<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf8f:<br>Memory<br>Group 7<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |

|                                                               |                           |
|---------------------------------------------------------------|---------------------------|
| 0xf90:<br>Memory<br>Group 8<br>DAC Data<br>Write<br>Register  | Stimulation Data Vector** |
| 0xf91:<br>Memory<br>Group 8<br>SBS Data<br>Write<br>Register  | Stimulation Data Vector** |
| 0xf92:<br>Memory<br>Group 9<br>DAC Data<br>Write<br>Register  | Stimulation Data Vector** |
| 0xf93:<br>Memory<br>Group 9<br>SBS Data<br>Write<br>Register  | Stimulation Data Vector** |
| 0xf94:<br>Memory<br>Group 10<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf95:<br>Memory<br>Group 10<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf96:<br>Memory<br>Group 11<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf97:<br>Memory<br>Group 11<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf98:<br>Memory<br>Group 12<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |

|                                                               |                           |
|---------------------------------------------------------------|---------------------------|
| 0xf99:<br>Memory<br>Group 12<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf9a:<br>Memory<br>Group 13<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf9b:<br>Memory<br>Group 13<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf9c:<br>Memory<br>Group 14<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf9d:<br>Memory<br>Group 14<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf9e:<br>Memory<br>Group 15<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xf9f:<br>Memory<br>Group 15<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xfa0:<br>Memory<br>Group 16<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xfa1:<br>Memory<br>Group 16<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |

|                                                               |                           |
|---------------------------------------------------------------|---------------------------|
| 0xfa2:<br>Memory<br>Group 17<br>DAC Data<br>Write<br>Register | Stimulation Data Vector** |
| 0xfa3:<br>Memory<br>Group 17<br>SBS Data<br>Write<br>Register | Stimulation Data Vector** |

**\* *shift value decoding:***

```

0: 1 Segment
1: 2 Segments
2: 4 Segments
3: 8 Segments
4: 16 Segments
5: 32 Segments
6: 64 Segments
7: 128 Segments
8: 256 Segments

```

**\*\* *Data Vector decoding:***

```

Bit 31: Reserved
Bit 30 - 28:
 000: DAC/Sideband data vector
 001: loop pointer vector
 010: Long loop pointer vector
 011: Long loop control vector
 111: END command

```

***DAC/Sideband data vector (000):***

```

Bit 27: Reserved
Bit 26: Repeat Timebase (0: 20 us, 1: 1000*20us)
Bit 25 - 16: Number of Repeats (0: Pattern is used 1x Timebase; 1: Pattern is used for 2x Timebase; ...)
Bit 15 - 0 : DAC data value (unsigned 16 bit value, 0x8000 is zero level) / SBS data value
 SBS Bit 0 : Amplifier Protection Switch/Blanking
 SBS Bit 3 : Stimulation Switch
 SBS Bit 4 : Stimulus Select
 SBS Bit 8-15 : Electrode Config ID

```

***loop pointer vector (001):***

```

Bit 27 - 26: Loop Level
Bit 25 - 16: Number of Repeats (2: Vectors are repeated once, thus used twice)
Bit 15 - 0 : Address Offset (Number of Vectors to jump backward, 1: One Vector before the LoopPtr is repeated)

```

***Long loop pointer vector (010):***

Bit 27 - 0 : Address Offset (Number of Vectors to jump backward)

***Long loop control vector (011):***

Bit 27 - 0 : Number of Repeats

***END command (111):*** Bit 27 - 0 : Reserved

# Quelle(n) und Bearbeiter des/der Artikel(s)

MEA2100-256 User Guide *Quelle:* <http://wiki.mcs.de.com/index.php?oldid=24639> *Bearbeiter:* Jesinger, 166 anonyme Bearbeitungen