MEA2100-Mini User Guide

Interfaceboard Address Map (Address bits 11-0), Base Address: 0x0000

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	2 1	0
0x000:			•																						0x	0b	= N	E2	100) IFI	3
Device ID																															
0x004:									HW	//Bo	ard \	Versi	on				FPC	3Α V	/ersi	on											
HW/FPGA																															
Version																															
0x008:																								Cy2_notCy1			CC	D F	ins	s	
Configuration	n																														

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x010:																															SCU2	SCU1
GTP																															link	link
Status																															up	up
0x014:	erro	or co	unte	r SC	U2												erro	or co	unte	er SC	U1											
Error																																
counter																																
(RO)																																
0x014:	any	wri	te re	sets	the e	error	cour	nters																								
Error																																
counter																																
reset																																
(WO)																																

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2 1	11	10	9	8	7	6	5	4	3	2	1	0
0x020:		•						•			•	•								•													Reset
Reset																																	FPGA
0x024:																															SCU	SCU	IF
Power																															2	1	analog
enable																															power	power	
0x028:										SC	U 2	delay	y					SC	U 1	dela	ıy						IF	de	lay				
Waveform																																	
0x02c:																							LE	D							LED S	CU 1/2	and IF
LED																							SC	U									
																							1/2	2 an	ıd								
																							IF										
																							reg	gist	er								
																							mo	ode									
																							ena	able	e								

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	,	6	5 4	4 3	2	1 (,
0x030: (WO)Flash Instruction Code																				<u> </u>				Fifo Reset	I	ns	truc	 ction	n Co	de		1
Register																																
0x030: (RO)Flash Status Register																						FIFO_empty	FIFO_full	Statemachine busy	F	Fla	sh S	Stat	us R	egis.	ter	
0x034: Flash Memory Address Register									Flas	sh A	ddre	SS													•							
0x038: Flash Data FIFO Register	250	6 Da	ta B	ytes	in 64	4 DV	Vord	s to/	from	Flas	sh																					
0x03c: Flash HW configuration Register	(1,	dres 2 or tes)		gth	Clo	ock E	Divid	ler R	egist	ter (N	Multi	ples	of 2	divi	ide 3	38.4	МН	Hz)														

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0f0: Lock																															L	ock
other Cypress																																

Register	31 30	29)	28 2	27	26	25	24	23	22	21	20	19	18	17	7 1	6	15	14	13	12	1	1 10)	9 8	3	7	6	5 4	1 3	2	1	0
0x100: Trigger	Trigge	er upo	da	te rate	e		<u> </u>			l																						Trigger	Enable
CTRL																																idle	trigger
0x104: Trigger																						7	Trigge	er 1	ise/	'fa	11 se	end	sep	era	ite	ı	
Configuration																																	
0x108: Trigger																						S	Select	tri	igge	ers	stat	us s	sour	ce	('0'(default):	register
Status Config																						Select trigger status source ('0'(default): regi reflects SCU trigger status, '1': register reflect internal register status)					eflects						
																						i	nterna	al 1	regi	ste	er st	tatu	s)				
0x110: Set																						(Genera	ate	trig	gg	er e	vei	nt, s	elf	clea	ring if tri	gger
Trigger (Write)																						r	ise/fa	11 =	== '	0'							
0x110: Trigger																						7	Гrigge	er e	ever	nt l	bits	at	nex	t tr	igge	r packet t	o SCU
Event Monitor																																	
(Read)																																	
0x114: Clear																						(Clear '	Tri	igge	er s	stat	us,	onl	y w	hen	trigger r	ise/fall
Trigger (Write)																						=	== '1'										
0x114: Trigger																						7	Trigge	er s	statu	18	bits	at	nex	t tr	igge	er packet	to SCU
Status Monitor																																	
(Read)																																	
0x120: Trigger																						A	Armed	1 (1 bi	t p	er 1	trig	ger))			
Armed																																	

0x124: Trigger Running		Running (1 bit per trigger)
0x140: Electrode/Segment ID Trigger 0	Segment/Trigger ID	Electrode config ID
0x144: Electrode/Segment ID Trigger 1	Segment/Trigger ID	Electrode config ID
0x148: Electrode/Segment ID Trigger 2	Segment/Trigger ID	Electrode config ID
0x14c: Electrode/Segment ID Trigger 3	Segment/Trigger ID	Electrode config ID
0x150: Electrode/Segment ID Trigger 4	Segment/Trigger ID	Electrode config ID
0x154: Electrode/Segment ID Trigger 5	Segment/Trigger ID	Electrode config ID
0x158: Electrode/Segment ID Trigger 6	Segment/Trigger ID	Electrode config ID
0x15c: Electrode/Segment ID Trigger 7	Segment/Trigger ID	Electrode config ID
0x160: Electrode/Segment ID Trigger 8	Segment/Trigger ID	Electrode config ID
0x164: Electrode/Segment ID Trigger 9	Segment/Trigger ID	Electrode config ID
0x168: Electrode/Segment ID Trigger 10	Segment/Trigger ID	Electrode config ID
0x16c: Electrode/Segment ID Trigger 11	Segment/Trigger ID	Electrode config ID

Register	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	5 4	3 2	2	1	0
0x200: Trigger CTRL	Trigge	r upd	late ra	ate															·										Frigger dle	Enable trigger
0x204: Trigger Configuration																				Tri	gger	rise	e/fa	ıll se	nd	sepe	rate			
0x208: Trigger Status Config																				refl	lects	SCI	U t		er s	status			efault): 1 gister re	register
0x210: Set Trigger (Write)																				1	nera e/fall			ger e	ven	it, se	f cle	eari	ng if tri	gger
0x210: Trigger Event Monitor (Read)																				Tri	gger	eve	ent	bits	at 1	next	trigg	er j	packet t	o SCU
0x214: Clear Trigger (Write)																				Cle		rigg	ger	statu	18,	only	whe	n tı	rigger ri	se/fall
0x214: Trigger Status Monitor (Read)																				Tri	gger	stat	tus	bits	at 1	next	trigg	ger	packet t	io SCU
0x220: Trigger Armed																				Arı	ned	(1 b	it p	per ti	rigg	ger)				
0x224: Trigger Running																				Rui	nnin	g (1	bi	t per	tri	gger)			
0x240: Electrode/Segment ID Trigger 0								Seg	men	t/Tr	igge	er ID)											Elec	etro	ode c	onfi	g II	D	
0x244: Electrode/Segment ID Trigger 1								Seg	men	t/Tr	igge	er ID)											Elec	etro	ode c	onfi	g II)	
0x248: Electrode/Segment ID Trigger 2								Seg	men	t/Tr	igge	er ID)											Elec	etro	ode c	onfi	g II)	
0x24c: Electrode/Segment ID Trigger 3								Seg	men	t/Tr	igge	er ID)											Elec	etro	ode c	onfi	g II)	
0x250: Electrode/Segment ID Trigger 4								Seg	men	t/Tr	igge	er ID)											Elec	etro	ode c	onfi	g II)	
0x254: Electrode/Segment ID Trigger 5								Seg	men	t/Tr	rigge	er ID)											Elec	etro	ode c	onfi	g II)	
0x258: Electrode/Segment ID Trigger 6								Seg	men	t/Tr	igge	er ID)											Elec	etro	ode c	onfi	g II)	
0x25c: Electrode/Segment ID Trigger 7								Seg	men	t/Tr	rigge	er ID)											Elec	etro	ode c	onfi	g II)	
0x260: Electrode/Segment ID Trigger 8								Seg	men	t/Tr	rigge	er ID)											Elec	etro	ode c	onfi	g II)	

0x264: Electrode/Segment ID Trigger 9	Segment/Trigger ID	Electrode config ID
0x268: Electrode/Segment ID Trigger 10	Segment/Trigger ID	Electrode config ID
0x26c: Electrode/Segment ID Trigger 11	Segment/Trigger ID	Electrode config ID

Register	31	30	2	9 2	8 27	7	26	25	24	23	3 2	22	21	2	20	19	18	1	17	16	15	14	1 1	13	12	11	10	9		8	7	6	5	4	3	2	1	0
0x400: Digital	bit	s can	1 01	nly b	e set	he	re,	and	will	be	cle	eare	ed a	fte	r th	e ti	me (def	ine	d in	Dig	ital	siı	ngle	pu	lse o	lura	tion	1.	. 4								
single pulse																																						
0x404: Digital	Dι	ıratio	on (of Di	gital	Da	ata i	n n	nultij	ole	of :	20	us f	or	Pul	lse]	Reg	iste	er b	its (to '	7																
single pulse																																						
duration 1																																						
0x408: Digital	Dι	ıratio	on (of Di	gital	Da	ata i	n n	nultij	ole	of i	20	us f	or	Pul	lse]	Reg	iste	er b	its 8	to	15																
single pulse																																						
duration 2																																						
0x40c: Digital	Dι	ıratio	on (of Di	gital	Da	ata i	n n	nultij	ole	of :	20	us f	or	Pul	lse]	Reg	iste	er b	its 1	6 to	23																
single pulse																																						
duration 3																																						
0x410: Digital	Dι	ıratio	on (of Di	gital	Da	ata i	n n	ultij	ole	of i	20	us f	or	Pul	lse I	Reg	iste	er b	its 2	4 to	31																
single pulse duration 4																																						
0x420: Digital																												Sa	amı	ole	per	iod						
periodic pulse generator 1																																						
period																																						
•																												C		-1-	per	:1						
0x421: Digital periodic pulse																												58	amj	oie j	per	loa						
generator 2																																						
period																																						
0x422: Digital																												Sa	amı	ole	per	iod						
periodic pulse																													•									
generator 3																																						
period																																						
0x423: Digital																												Sa	amp	ole	per	iod						
periodic pulse																																						
generator 4																																						
period																																						
0x424: Digital																												Pı	ulse	e lei	ngtl	1						
periodic pulse																																						
generator 1 length																																						
Teligui																																						

0x425: Digital			Pulse ler	ath	
periodic pulse			r uise ier	igui	
generator 2					
length					
0x426: Digital			Pulse ler	ath	
periodic pulse			Puise lei	igui	
generator 3					
length					
0x427: Digital			Pulse ler	igth	
periodic pulse generator 4					
length					
0x428: Digital			Mode*		igital IN bit
periodic pulse				se	elect
generator 1					
config					
0x429: Digital			Mode*	D	igital IN bit
periodic pulse				se	elect
generator 2					
config					
0x42a: Digital			Mode*	D	igital IN bit
periodic pulse				I .	elect
generator 3					
config					
0x42b: Digital			Mode*		: -:4-1 TNI 1-:4
periodic pulse			Mode		igital IN bit elect
generator 4				SC	rect
config					
0x440: Digital stimulator					channel (015)
clear write					(013)
pointer					
0x444: Digital		memory location			channel
stimulator					
channel memory select					
(WO)					
0x448: Digital	Append data to current selected channel (selected via Digital stin	nulator channel memory select	t register 3	3:0)	
Stimulator					
channel data					
(WO)					
0x448: Digital	Read data from selected channel (selected via Digital stimulator of	channel memory select registe	r 3:0)		
Stimulator					
channel data					
(RO)					
0x44c: Digital	mask	slope (0: falling, 1: rising	g)		
Stimulator					
start slope					
0x450: Digital	mask	slope (0: falling, 1: rising	g)		
Stimulator		, , , , , , , , , , , , , , , , , , ,	7/		
stop slope					
_					

0 454 D' ': 1		1 1112 (0 1 1 1 1)
0x454: Digital		per channel 1 bit (0: single, 1: loop)
Stimulator		
global repeat		
0x480:	Feedback data	
Feedback data		
0x4a0: Data to		
Data Stream		
0x4a4: Mask		
for 'Digital		
Data-Stream'		
0x4b0: AUX		AUX
data OUT		data
0x4b4: AUX		AUX
data IN		data
0x4b8: AUX		0:
data direction		Input,
		1:
		Output
0x4d0: Digital	Data	
OUT port		
(RO)		
0x4d4: Digital	Data	
IN port (RO)		
0x4d8:	1: Input, 0: Output	
Direction of		
digital port		
0x4dc: Digital	1: Interrupt enabled, affects only inputs, 0: Interrupt disabled	
port interrupt		
enable		

*Mode:

bit	function		
0	0: disabled,	1: enabled	
1	0: start on "DACQ Start",	1: start on "DACQ Start" AND selected 'Digital IN bi	<u>.</u> '

Register	31	30	29	28	27	2	6 2	25	24	23	22	2 2	1	20	19	18	17	7 1	16	15	14	1	3	12	11	10	0	9	8	7	6	5	4	3	2	1	0
0x500:					-						-						-					-					_					Numb	per of swee	ps	to delay	the digi	tal data
Digital																																					
data delay																																					
0x504:																											D	igital	Digital	Digital	DACQ	AUX	Feedback		Digital	Digital	Digital
Delay																											da	ata	out	pulse	is	in			OUT	IN	MUX
interface																											re	gister	stimulator	generator	running						
board data																																					
0x510:																									Tri	gg	er s	atus (1 bit per tri	gger)					•		
Delay																																					
SCU 1																																					
trigger																																					

0.544					
0x514:				Sideband data (1 bit per sid	leband memory channel)
Delay					
SCU 1					
stimulation					
data					
0x520:				Trigger status (1 bit per trig	gger)
Delay					
SCU 2					
trigger					
0x524:				Sideband data (1 bit per sid	leband memory channel)
Delay					
SCU 2					
stimulation					
data					
0x540:	source Code*	source bit select*	target Code**		target bit select**
Digital					
mux					
source					
target					
config					
0x544:	don't care		target**		target bit select**
Digital					
mux					
source					
read					
prepare					
(WO)					

*Source Code and bits:

	Source Number		source bit select
	Source Number	r or bits	source bit select
IFB			
0x00	Digital In	32	0 - 31
0x01	Digital Single Pulse Rec	g 32	0 - 31
0x02	Feedback	32	0 - 31
0x03	Aux Data In	2	0 - 1
	Fix 0	1	2
	Fix 1	1	3
	DACQ is running	4	4 - 7 legacy, only 2 devices here, do not use for future SW implementations
	Digital Peri. Pulse Gen	. 8	8 - 15
	Digital Out Stimul.	16	16 - 31
0x04	Digital Data Reg.	32	0 - 31
0x05	DACQ is running	8	0 - 7
SCU 1/2 (SCU	J 1: 0x40-0x7F, SCU 2: 0x	30-0xBF)	
0x40/0x80	Trigger Status 0 - 11	24	0 - 23
0x42/0x82	Sideband data 0	16	0 - 15
0x43/0x83	Sideband data 1	16	0 - 15
0x44/0x84	Sideband data 2	16	0 - 15
0x45/0x85	Sideband data 3	16	0 - 15
0x46/0x86	Sideband data 4	16	0 - 15
0x47/0x87	Sideband data 5	16	0 - 15
0x48/0x88	Sideband data 6	16	0 - 15

0x4A/0x8A Sideband data 8 16 0 - 15 0x4B/0x8B Sideband data 9 16 0 - 15 0x4C/0x8C Sideband data 10 16 0 - 15 0x4D/0x8D Sideband data 11 16 0 - 15	0x49/0x89	Sideband data 7	16	0 - 15
0x4C/0x8C Sideband data 10 16 0 - 15	0x4A/0x8A	Sideband data 8	16	0 - 15
	0x4B/0x8B	Sideband data 9	16	0 - 15
0x4D/0x8D Sideband data 11 16 0 - 15	0x4C/0x8C	Sideband data 10	16	0 - 15
	0x4D/0x8D	Sideband data 11	16	0 - 15

**Target Code and bits:

target Code	Target Numb	er of bits	target bit select
0x0	Trigger for STGs on SCU	1 32	0 - 31
0x1	Trigger for STGs on SCU	2 32	0 - 31
0x2	Dig Out	32	0 - 31
0x3	Digital MUX Stream S0	32	0 - 31
0 x 4	Digital MUX Stream S1	32	0 - 31
0x5	Trigger for DACQ Start	32	0 - 31
0x6	Digital Out Stimulator	32	0 - 31
0x7-0xFF	Reserved		

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x600:																			digital	DSP	DAC	Analog	ADC								SCU2	SCU1
Data																															link	link
stream																															up	up
enable																																
0x604:																					I		I									
FIFO																																
control																																
0 ->																																
DACQ																																
path																																
reset																																

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
0x700: Right audio channel				•	•	•	•							ce (D		F,		•	•		•				Ch	anı	nel		·	·	
0x704: Left audio channel														ce (D		F,									Ch	anı	nel				
0x710: Right attenuation																											Atı	ten	uatio	n	
0x714: Right attenuation																											Atı	ten	uatio	n	

*Source: Source decoding:

```
0: No source
```

1: HS0

2: HS1

3: IF

4: DSP(bits 23 - 0)

Register	21	20	29	28	27	26	25	24	22	22	21	20	10	10	17	16	15	1.4	12	12	11	10	9 8	7	6 5	1	3	1	2	1	0
	31	30	29	28	21	20	25	24	23	22	21	20	19	18	17	10	15	14	13	12	11	10	9 8							1	U
0x800: Downsampling device 0																													ata rate		
0x801: Downsampling device 1																								Pe	ercen	tage	of fu	ll da	ata rate		
0x802: Downsampling device 2																								Pe	ercen	tage	of fu	ll da	nta rate		
0x803: Downsampling device 3																								Po	ercen	tage	of fu	ll da	nta rate		
0x804: Start devices																											Devi	ice	Device 2	Device 1	Device 0
0x808: Stop devices																											Devi	ice	Device 2	Device 1	Device 0
0x80c: Reset devices																											Rese Dev		Reset Dev. 2	Reset Dev. 1	Reset Dev. 0
0x81c: Channel select device 0	Da	ta sc	ource	dev	ice*												(Su	b-Gı	oup)/Se	gmer	nt sel	ect w	ithi	n dat	a de	vice				
0x81d: Channel select device 1	Da	ta sc	ource	dev	ice*												(Su	b-Gı	oup)/Se	gmer	nt sel	ect w	ithi	n dat	a de	vice				
0x81e: Channel select device 2	Da	ta sc	urce	dev	ice*												(Su	b-Gı	oup)/Se	gmer	nt sel	ect w	ithi	n dat	a de	vice				
0x81f: Channel select device 3	Da	ta sc	ource	dev	ice*												(Su	b-Gı	oup)/Se	gmer	nt sel	ect w	ithi	n dat	a de	vice				
0x820: Channel Select device 0	Ch	anne	el 0 to	o 31	for s	elec	ted s	ourc	e and	d gro	oup																				
0x821: Channel Select device	Ch	anne	el 0 to	o 31	for s	elec	ted s	ourc	e an	d gro	oup																				
0x822: Channel Select device 2	Ch	anne	el 0 to	o 31	for s	elec	ted s	ourc	e and	d gro	oup																				
0x823: Channel Select device 3	Ch	anne	el O to	o 31	for s	elec	ted s	ourc	e an	d gro	oup																				

0x824:	Channel 32 to 63 for selected source and group
Channel	
Select device	
0	
0x825:	Channel 32 to 63 for selected source and group
Channel	
Select device	
1	
0x826:	Channel 32 to 63 for selected source and group
Channel	committee to so for solution and group
Select device	
2	
0x827: Channel	Channel 32 to 63 for selected source and group
Select device	
3	
0x828:	Channel 64 to 95 for selected source and group
Channel	
Select device 0	
0x829:	Channel 64 to 95 for selected source and group
Channel	
Select device	
1	
0x82a:	Channel 64 to 95 for selected source and group
Channel	
Select device	
2	
0x82b:	Channel 64 to 95 for selected source and group
Channel	
Select device	
3	
0x82c:	Channel 96 to 127 for selected source and group
Channel	5 · · · · · · · · · · · · · · · · · · ·
Select device	
0	
0x82d:	Channel 96 to 127 for selected source and group
Channel	Chamber 70 to 127 for science and group
Select device	
1	
0x82e:	Channel 96 to 127 for selected source and group
Channel	Channel 96 to 127 for selected source and group
Select device	
2	
0x82f:	Channel 96 to 127 for selected source and group
Channel	
Select device	
3	
0x830:	Channel 128 to 159 for selected source and group
Channel	
Select device	
0	

0x831: Channel Select device	Channel 128 to 159 for selected source and group
0x832: Channel Select device 2	Channel 128 to 159 for selected source and group
0x833: Channel Select device 3	Channel 128 to 159 for selected source and group
0x834: Channel Select device 0	Channel 160 to 191 for selected source and group
0x835: Channel Select device	Channel 160 to 191 for selected source and group
0x836: Channel Select device 2	Channel 160 to 191 for selected source and group
0x837: Channel Select device 3	Channel 160 to 191 for selected source and group
0x838: Channel Select device 0	Channel 192 to 223 for selected source and group
0x839: Channel Select device	Channel 192 to 223 for selected source and group
0x83a: Channel Select device 2	Channel 192 to 223 for selected source and group
0x83b: Channel Select device 3	Channel 192 to 223 for selected source and group
0x83c: Channel Select device	Channel 224 to 255 for selected source and group
0x83d: Channel Select device	Channel 224 to 255 for selected source and group

0x83e:	Channel 224 to 255 for selected source and group		
Channel			
Select device			
2			
0x83f:	Channel 224 to 255 for selected source and group		
Channel	<u> </u>		
Select device			
3			
0x870: Data		Voltage	Data mode***
format device		range in	
0		16 bit	
		mode**	
0x871: Data		Voltage	Data mode***
format device		range in	
1		16 bit	
		mode**	
0x872: Data		Voltage	Data mode***
format device		range in	
2		16 bit	
		mode**	
0x873: Data		Voltage	Data mode***
format device		range in	
3		16 bit	
		mode**	

*Data source:

le: Segm	ent from/to:	bits:	
1	0	0 to 255	-> 256 channels per Headstage
\$5	0	0 to 255	-> 256 channels per Headstage
49	0	0 to 7	-> 8 ADC channels
XA.	0 to 1(0: HS1, 1: HS2)	0 to 11	-> 0 to 31
кB	0 to 1(0: HS1, 1: HS2)	0 to 11	-> DAC 0 to 11
C (not yet implemented)	0 to 7	0 to 255	-> 256 32 bit Channels
xD.	0 to 4(1/2: HS1, 3/4: HS2)	0 to 11/63	-> 14 32bit Vector***
E	0		
2	1 5 9 A B C (not yet implemented)	0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1 0 1	0 to 255 0 0 to 255 9 0 to 7 A 0 to 1(0: HS1, 1: HS2) 0 to 11 B 0 to 1(0: HS1, 1: HS2) 0 to 11 C (not yet implemented) 0 to 7 0 to 255 D 0 to 4(1/2: HS1, 3/4: HS2) 0 to 11/63

**Voltage Range:

		bit	07	06	05	04	De	esci	ription	:			
16 bit	mode		0	0	0	0	Bits	31	(sign)	&	14	downto	0
16 bit	mode		0	0	0	1	Bits	31	(sign)	&	15	downto	1
16 bit	mode		0	0	1	0	Bits	31	(sign)	&	16	downto	2
16 bit	mode		0	0	1	1	Bits	31	(sign)	&	17	downto	3
16 bit	mode		0	1	0	0	Bits	31	(sign)	&	18	downto	4
16 bit	mode		0	1	0	1	Bits	31	(sign)	&	19	downto	5
16 bit	mode		0	1	1	0	Bits	31	(sign)	&	20	downto	6
16 bit	mode		0	1	1	1	Bits	31	(sign)	&	21	downto	7
16 bit	mode		1	0	0	0	Bits	31	(sign)	&	22	downto	8

^{***}Data mode:

**** Digital Data 32bit vector:

```
Segment 0: (IFB Dig Data)
Bits: Data Source:
0, 1
      Digital MUX Stream SO (to be used on USB Port A)
      Digital MUX Stream S1 (to be used on USB Port B)
      Digital In
4, 5
6, 7
      Digital Out
8, 9
      Feedback Register
10, 11 Digital Register
12
       Aux Input and Dig Periodig Pulse
13
       Digital Generator/Stimulator
Segment 1: (SCU 1 Sideband Data)
Bits: Data Source:
0, 1
      Sideband Vector 0
      Sideband Vector 1
2, 3
4, 5
      Sideband Vector 2
6, 7
      Sideband Vector 3
8, 9
      Sideband Vector 4
10, 11 Sideband Vector 5
12, 13 Sideband Vector 6
14, 15 Sideband Vector 7
16, 17 Sideband Vector 8
18, 19 Sideband Vector 9
20, 21 Sideband Vector 10
22, 23 Sideband Vector 11
Segment 2: (SCU 1 Trigger Status)
Bits: Data Source:
O Trigger O status
2 Trigger 1 status
4 Trigger 2 status
6 Trigger 3 status
 8 Trigger 4 status
10 Trigger 5 status
```

```
12 Trigger 6 status
14 Trigger 7 status
16 Trigger 8 status
18 Trigger 9 status
20 Trigger 10 status
22 Trigger 11 status
Segment 3: (SCU 2 Sideband Data)
Bits: Data Source:
0, 1 Sideband Vector 0
2, 3
      Sideband Vector 1
4, 5
      Sideband Vector 2
6, 7 Sideband Vector 3
8, 9
      Sideband Vector 4
10, 11 Sideband Vector 5
12, 13 Sideband Vector 6
14, 15 Sideband Vector 7
16, 17 Sideband Vector 8
18, 19 Sideband Vector 9
20, 21 Sideband Vector 10
22, 23 Sideband Vector 11
Segment 4: (SCU 2 Trigger Status)
Bits: Data Source:
O Trigger O status
 2 Trigger 1 status
 4 Trigger 2 status
 6 Trigger 3 status
 8 Trigger 4 status
10 Trigger 5 status
12 Trigger 6 status
14 Trigger 7 status
16 Trigger 8 status
18 Trigger 9 status
20 Trigger 10 status
22 Trigger 11 status
```

Register	31	30	29	28	27	26	25	24	1 23	22	21	20	19	18	1	17		16	1	15	14	13	12 1	11 10	0	9	8	7	6	5	4	3	2	1	0
0xb00:																											Int							Clear Fifo	Reset
DSP																											En							Flags(WO)	Fifo(WO)
Indata																																			
CTRL																																			
Register																																			
0xb04:																											Int							Clear Fifo	Reset
DSP																											En							Flags(WO)	Fifo(WO)
Outdata																																			
CTRL																																			
Register																																			
0xb08:																												overflow	overflow	full	progr.	progr.	empty	underflow	underflow
DSP In																												occured			full	empty			occured
Fifo Status																																			
Flags(RO)																																			
0xb0c:																												overflow	overflow	full	progr.	progr.	empty	underflow	underflow
DSP Out																												occured			full	empty			occured
Fifo Status																																			
Flags(RO)																																			
0xb10:							Fi	fo f	ıll T	Н															F	ifo em	pty TI	I			1			1	
DSP																																			
Indata																																			
Threshold																																			
Register																																			
0xb14:							Fi	fo f	ıll T	Н															F	ifo em	pty TI	I (insert an	nount of tra	nsmit da	ta here)				
DSP																																			
Outdata																																			
Threshold																																			
Register																																			
0xb18:	Co	nfigu	ıred	cha	nne	ls, d	etec	ted	after	a fu	ll sv	eep,	rere	ead if	0										-										
DSP																																			
Indata																																			
Channel																																			
Info(RO)																																			
0xb20:													Во	otmo	de										R	eset	POR								
DSP Boot																																			
conf.																																			
Register																																			
0xb24:																									·		Int								
DSP																											En								
Mailbox																																			
CTRL																																			
Register																																			
0xb28:																							I	Last u	ised	Addre	ess at v	vrite to Mai	lbox Mem	ory			_	_	
DSP																																			
Mailbox																																			
Info																																			
Register																	_																		
0xb30:														- 1	Keep			able								_	Int							Clear Fifo	Reset
DSP															Strea	mdata	Str	reami	ing								En							Flags(WO)	Fifo(WO)
Streamdata																																			
CTRL																																			
Register																																			

0xb34:		overflow	overflow	full	progr.	progr.	empty	underflow	underflow
DSP		occured			full	empty			occured
Stream									
Fifo Status									
Flags(RO)									
0xb38:								Connect	Connect
I2C Bus								DSP I2C	DSP I2C
CTRL								Bus with	Bus with
Register								USB B	USB A
								I2C BUS	I2C BUS
0xb40:	send			send				send HS1	
Filter Data	IFB			HS2				Filtered	
Select	Filtered			Filtered				data	
Register	data			data					
0xb81:									256
Indata									channels
Enable:									
Headstage									
1									
0xb85:									256
Indata									channels
Enable:									chamicis
Headstage									
2									
0xb89:									8
Indata									channels
Enable:									
IFB									
Analog									
- Indiog									
0xb8b:								12 HS 2	12 HS 1
Indata								channels*	channels*
Enable:									
STG DAC									
Data									
0xb8d:					18 HS 2	18 HS 2	18 HS 1	18 HS 1	8 IFB
Indata					Trig.	SBS	Trig.	SBS	channels*
Enable:					Stat.	channels*	Stat.	channels*	
Digital					channels*		channels*		
Data									
0xb8f:					L	L		1	6
Indata									channels*
Enable:									
Tail Data									

*Data source details:

for more details see Data Stream Select Register Description food notes at address 0x800

Register	31 30	2	9 2	28 2	27	26	25	24	23	2	2 21	20) 1	9 1	.8	17	16	15	14	1	3 1	12	11	10	9	8	7 6	5 5	4	3	2	-	1		0
0xc00: Filter 1 coefficent b[0]	Filter	coef	ffice	ent b	[0]	as (Q1.3	30 va	lue																									•	
0xc08: Filter 1 coefficent b[1]	Filter	coef	ffice	ent b	[1]	as (Q1.3	30 va	lue																										
0xc0c: Filter 1 coefficent a[1]	Filter	coef	ffice	ent a	[1]	as Ç	Q1.3	30 va	lue																										
0xc10: Filter 1 coefficent b[2]	Filter	coef	ffice	ent b	[2]	as (Q1.3	30 va	lue																										
0xc14: Filter 1 coefficent a[2]	Filter	coei	ffice	ent a	[2]	as (Q1.3	30 va	lue																										
0xc18: Filter 1 coefficent a[2]	of a[2]																		wer i																
0xc1c: Filter 1 control																															1	Enal filter	r for	filt for	
0xc20: Filter 2 coefficent b[0]	Filter	coef	ffice	ent b	[0]	as (Q1.3	30 va	lue																										
0xc28: Filter 2 coefficent b[1]	Filter	coef	ffice	ent b	[1]	as (Q1.3	30 va	lue																										
0xc2c: Filter 2 coefficent a[1]	Filter	coef	ffice	ent a	[1]	as (Q1.3	30 va	lue																										
0xc30: Filter 2 coefficent b[2]	Filter	coef	ffice	ent b	[2]	as (Q1.3	30 va	lue																										
0xc34: Filter 2 coefficent a[2]	Filter o	coef	ffice	ent a	[2]	as (Q1.3	30 va	lue																										

0xc38: Filter 2 coefficent a[2]	lower bits of a[2]			lower bits of a[1]			
0xc3c: Filter 2 control		l				Enable filter for SCU 2	Enable filter for SCU 1
0xc40: Filter 3 coefficent b[0]	Filter coeffi	icent b[0] as Q	1.30 value			·	
0xc48: Filter 3 coefficent b[1]	Filter coeffi	icent b[1] as Q	1.30 value				
0xc4c: Filter 3 coefficent a[1]	Filter coeffi	icent a[1] as Q	1.30 value				
0xc50: Filter 3 coefficent b[2]	Filter coeffi	icent b[2] as Q	1.30 value				
0xc54: Filter 3 coefficent a[2]	Filter coeffi	icent a[2] as Q	1.30 value				
0xc58: Filter 3 coefficent a[2]	lower bits of a[2]			lower bits of a[1]			
0xc5c: Filter 3 control						Enable filter for SCU 2	Enable filter for SCU 1
0xc60: Filter 4 coefficent b[0]	Filter coeffi	icent b[0] as Q	1.30 value				
0xc68: Filter 4 coefficent b[1]	Filter coeffi	icent b[1] as Q	1.30 value				
0xc6c: Filter 4 coefficent a[1]	Filter coeffi	icent a[1] as Q	1.30 value				
0xc70: Filter 4 coefficent b[2]	Filter coeffi	icent b[2] as Q	1.30 value				

0xc74:	Filter coeffi	cent a[2] as Q1.30 val	ue				
Filter 4							
coefficent							
a[2]							
0xc78:	lower bits			lower bits			
Filter 4	of a[2]			of a[1]			
coefficent							
a[2]							
0xc7c:						Enable	Enable
Filter 4						filter for	filter
control						SCU 2	for
							SCU 1
0xcc0:	Corner frequ	uency of hardware filt	er in mHz				
filter	_	•					
frequency							
0xcc4:	filter order		band: lowpass	family		0:	enabled
filter						hardware	
information						filter	
		·			•		

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xe00:																															DMA	DMA
DMA																															active	start
control																																
0xe04:																	Sta	rt ad	dres	s												
DMA																																
start																																
address																																
0xe08:																						Co	ount	er								
DMA																																
counter																																

Mini DMA command overview:

Command	Bit 31 to 24	Bit 23 to 0	Description
SDTA	0x01	register address	Store next data to register address
DATA	Data	Data	Data expected after SDTA command
STP	0xFF	(anything)	Stop DMA

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0
0xf00:			•																					Fifo Reset	Instruction Code
(WO)EEPROM																									
Instruction																									
Code Register																									
0xf00:																						FIFO_empty	FIFO_full	Statemachine	Flash Status Register
(RO)EEPROM																								busy	
Status																									
Register																									

0xf04:			Flash Address
EEPROM			
Memory			
Address			
Register			
0xf08:	256 Data Bytes	in 64 DWords to/	from Flash
EEPROM			
Data FIFO			
Register			
0xf0c:	Address length	Clock Divider R	egister (Multiples of 2 divide 38.4 MHz)
EEPROM HW	(1, 2 or 3		
configuration	Bytes)		
Register			
0xf10:	Offset for reads	and writes to the	EEprom
EEPROM			
Offset			
Register			
0xf14:	Size of the EEpi	rom Block availab	ole for this Image
EEPROM			
Size Register			

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	10	6 15	14	Ī	13	12	11	1	10	9	8	7	6	5	4	3	2	1		0
0xf80: FPGA																	Gl	ENE	R.	4L	2 da	ata													
GENERAL 2																																			
0xf84: FPGA																	Gl	ENE	R/	AL.	5 da	ata													
GENERAL 5																																			
0xf90: direct																																		pres	
connection to FPGA SPI																																	nui (0	mbe _	T
Flash																																	no		
0xf94: Config																	ba	se ad	ld	ress	of	conf	fig	eep	oro	m									
EEprom Base																																			
0xf98:																	Fi	rmwa	ar	e V	ersi	on o	of F	X3	В	oots	stra	арс	od	e tl	his	US	SB Po	ort	
FX3-USB																																			
Bootstrap Firmware																																			
0xf9c:																	Fi	rmwa	ar	e V	ersi	on o	f F	X3	В	oots	stra	ap c	od	e o	n o	othe	er US	B F	'ort
FX3-USB Bootstrap																																			
Firmware other																																			
port																																			
0xfb0:	A v	vrite	will	cau	se an	inte	rrup	t on	the o	other	Сур	oress	, wi	ith a 1	ead	yo	u can	chec	ck	is i	t is	reac	l al	lrea	dy										
Message to																																			
other Cypress																																			
0xfb4: Read	Eac	h bi	t wh	ich i	s set	will	be r	eset	on re	ead																									
Only: Message																																			
from other																																			
Cypress																																			

SCU Address Map (Address bits 11-0), Base Address SCU 1: 0x8000, SCU 2: $0xC000\,$

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x000: Device ID																									0x0)c =	ME	210	0 S0	CU		
0x001: Serial number low	low	er 3	2 bit	of S	SCU	seria	ıl nu	mbei	r, rea	ıd as	4 A	SCII	by	tes										•								
0x002: Serial number high	hig	her 3	32 bi	it of	SCU	seri	al nu	ımbe	er, re	ad a	s 4 A	SCI	I by	/tes																		
0x004: FPGA Version																	FPG	GA f	irmv	ware	vers	sion										
0x008: PCB Revision																	•									seml rsio	•		PC Re		on	

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x010: Port]	Link
Status																																Up
0x014: Error Count																	CR	C E	rror (Cour	nt, re	set o	n w	rite	е							

Regist	ter	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x020: F	Reset																																Reset

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	5 4	3	2 1	0
0x030: (WO)Flash Instruction Code Register																						I		Fifo Reset	Inst	ruc	tion	Cod	e	
0x030: (RO)Flash Status Register																						FIFO_empty	FIFO_full	Statemachine busy	Flas	sh S	Statu	s Re	giste	r
0x034: Flash Memory Address Register									Fla	sh A	.ddre	ess											1	1	ı					
0x038: Flash Data FIFO Register	25	6 Da	ita E	Bytes	in 6	54 DV	Word	ls to/	from	ı Fla	sh																			

0x03c: Address length Clock Divider Register (Multiples of 2 divide 38.4 MHz)	
Flash HW (1, 2 or 3	
configuration Bytes)	
Register	

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 15	5 1	14	13	12	11	10	9	8	7 6	5	4 3	2	1 0
0x040:					•												•								Fifo Reset	Instru	ıctic	n Co	ode	
(WO)EEPROM																														
Instruction																														
Code Register																														
0x040:																							FIFO_empt	y FIFO_full	Statemachine	Flash	Sta	tus F	Regist	ter
(RO)EEPROM																									busy					
Status																														
Register																														
0x044:									Fl	ash A	Addr	ess																		
EEPROM																														
Memory																														
Address																														
Register																														
0x048:	256	Da	ta B	ytes	in 6	4 D	Word	ls to	froi	n Fla	ısh																			
EEPROM																														
Data FIFO																														
Register																														
0x04c:	Ado	dres	s len	gth	Clo	ock l	Divio	ler R	egi	ster (Mul	tiple	s of 2	2 div	ide :	38.4	4 MI	Hz)												
EEPROM HW	(1,	2 or	3																											
configuration	Byt	es)																												
Register																														

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x050:																															DMA	DMA
DMA																															active	start
control																																
0x054:																	Sta	rt ad	dres	s												
DMA																																
start																																
address																																
0x058:																						Co	unte	er								
DMA																																
counter																																

Mini DMA command overview:

Command	Bit 31 to 24	Bit 23 to 0	Description
SDTA	0x01	register address	Store next data to register address
DATA	Data	Data	Data expected after SDTA command
STP	OxFF	(anything)	Stop DMA

Register	31	30	2	29 28	27	20	6 25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	2	1	0
0x100: Number of detection electrodes	128	Ele	ecti	rodes							•																				
																															_
0x110: ADC Range	AD	C ra	ıng	ge (0x0	023	186	50 = 2	300 1	mV	7)																					
0x114: ADC	AD	C R	es	olution	(0x	800	00011	2 = 2	274	l nV/b	it)																				
Resolution																															
0x118: DAC	AD	C R	es	olution	in t	oits	(0x00	0000	018	8 = 24	bit)																				
Resolution																															
0x11c: Gain	Gai	in of	th	ne DAC	CQ S	syst	tem (0	x800	002	2710 =	gai	n 10	0.0)																		
0x120: Limitations	Lin	nitai	on	s of thi	is Sy	ste	m car	be v	wri	tten h	ere																				
0x130: Max	Ma	ximı	um	n Frequ	ienz	y th	nat is a	ıllow	ved	to be	set a	at co	onfigu	ıratio	on fo	or the	e use	er (0:	x000	0C3	50 =	50	kHz	2)							
Sampling Frequency																															

Register	31	30	29	28 2	7 2	26 2	5 2	4 2	23 2	22	21 2	20 1	9 18	3 1	7 1	6 1	15 1	14	13	12	11	10	9	8	7 6	5	4	3		2		1		0	
0x400: Enable blanking	Electr	ode 3	32 t	o 1			_							-1																					
0x401: Enable blanking	Electr	ode (54 t	o 33																															
0x402: Enable blanking	Electr	ode 9	96 t	o 65																															
0x403: Enable blanking	Electr	ode	128	to 97	7																														
0x480: Blanking control for stimulus channels	Force data keep																											1	Enable keep o stimul channe post fi	n ation els,	kee stir	able data ep on mulation annels, d filter	k s c	Enable dat eep on timulatior hannels, ere filter	
0x484: Stimulus data keep pre filter								C	onse	et de	lay													(offs	set	dela	ay					•		
0x488: Stimulus data keep mid filter								C	onse	et de	elay													(offs	set	dela	ay							
0x48c: Stimulus data keep post filter								C	onse	et de	lay													(offs	set	dela	ay							
0x4a0: Blanking control for non-stimulus channels	Force data keep															•												1	Enable keep o measu channe post fi	n remen els,	kee me cha	able data ep on easurement annels, d filter	nt n	Enable dat eep on neasureme hannels, ore filter	

0x4a4: Non-stimulus data keep pre filter	onset delay	offset del	ay	
0x4a8: Non-stimulus data keep mid filter	onset delay	offset del	ay	
0x4ac: Non-stimulus data keep post filter	onset delay	offset del	ay	
0x4c0: Highpass Filterreset				Reset filter
0x4c4: Highpass reset duration			Duration in 20us units	

Register	31 3	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	9	9 8	8	7	6	5	4	3	2	1	0
0x600: Filter 1 coefficent b[0]	Filter	r co	efficent	b[0]] as (Q1.10	5 val	lue				ı			ı			0 t	to ext	enc	coe	ffi	ciei	nt t	o Q	21.	30		•	'		
0x608: Filter 1 coefficent b[1]	Filter	r coe	efficent	b[1]] as (Q1.10	5 val	lue										0 t	to ext	enc	coe	ffi	ciei	nt t	o Q) 1.	30					
0x60c: Filter 1 coefficent a[1]	Filter	r coe	efficent	a[1]] as (Q1.30) val	ue (C	Q1.3	3 to	gethe	er wi	th lo	ower	bits	regi	ster)															
0x610: Filter 1 coefficent b[2]	Filter	r co	efficent	b[2]] as (Q1.10	5 val	lue										0 t	to ext	enc	coe	ffi	cier	nt t	o Q	21.	30					
0x614: Filter 1 coefficent a[2]	Filter	r coe	efficent	a[2]] as (Q1.30) val	ue (C	Q1.3	3 to	gethe	er wi	th lo	ower	bits	regi	ster)															
0x618: Filter 1 coefficent lower bits	lower of a[2		:S													low of a	ver b	oits														
0x61c: Filter 1 control			•																•												Enable Blanking	able ter

0x620: Filter 2 coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 value		0 to extend coefficient to Q1.30		
0x628: Filter 2 coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 value		0 to extend coefficient to Q1.30		
0x62c: Filter 2 coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 value (Q1.33 together with lower bits	register)			
0x630: Filter 2 coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 value		0 to extend coefficient to Q1.30		
0x634: Filter 2 coefficent a[2]	Filter coeffi	cent a[2] as Q1.30 value (Q1.33 together with lower bits	register)			
0x638: Filter 2 coefficent lower bits	lower bits of a[2]		lower b	its		
0x63c: Filter 2 control			1		Enable Blanking	Enable Filter
0x640: Filter 3 coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 value		0 to extend coefficient to Q1.30		
0x648: Filter 3 coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 value		0 to extend coefficient to Q1.30		
0x64c: Filter 3 coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 value (Q1.33 together with lower bits	register)			
0x650: Filter 3 coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 value		0 to extend coefficient to Q1.30		
0x654: Filter 3 coefficent a[2]	Filter coeffi	cent a[2] as Q1.30 value (Q1.33 together with lower bits	register)			
0x658: Filter 3 coefficent lower bits	lower bits of a[2]		lower b	its		

0x65c: Filter 3 control							Enable Blanking	Enable Filter
0x660: Filter 4 coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x668: Filter 4 coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x66c: Filter 4 coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 value (Q1.3	3 together with lower bits 1	register)				
0x670: Filter 4 coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 value			0 to	o extend coefficient to Q1.30		
0x674: Filter 4 coefficent a[2]	Filter coeffi	cent a[2] as Q1.30 value (Q1.3	3 together with lower bits 1	register)				
0x678: Filter 4 coefficent lower bits	lower bits of a[2]			lower bi	its			
0x67c: Filter 4 control							Enable Blanking	Enable Filter
0x6a0: Filter 2b coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x6a8: Filter 2b coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x6ac: Filter 2b coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 value for or	ne clock after blank (Q1.33	together	r wit	h lower bits register)		
0x6a0: Filter 2b coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x6a4: Filter 2b coefficent a[2]	Filter coeffice	cent a[2] as Q1.30 value for or	ne clock after blank (Q1.33	together	with	h lower bits register)		

0x6a8:	lower bits			lower bits		
Filter 2b	of a[2]			of a[1]		
coefficent	01 4[2]			or a[1]		
lower bits						
lower bits						
0x6c0:	Corner frequ	uency of hardware filt	er in mHz			
hardware						
filter						
frequency						
0x6c4:	filter order		band: lowpass	family	0:	enabled
hardware	inter order		canal to wpass		hardware	Cinacica
filter					filter	
information					inter	
0x6d0:	Corner frequ	uency of highpass filte	er in mHz			
highpass						
filter						
frequency						
0x6d4:	filter order		band: highpass	family	1:	enabled
highpass			J	, ,	software	
filter					filter	
information						
0x6e0:	Corner frequ	uency of lowpass filter	r in mHz			
lowpass						
filter						
frequency						
0x6e4:	filter order		band: lowpass	family	1:	enabled
lowpass			*		software	
filter					filter	
information						

Register	31	30	29 2	8 2	7 2	6 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10)	9		8	,	7	6	5		4	3	2	1	0
0xe00:			·																											•					Link up
Link																																			
State																																			
0xe04:																				Ca	able	ler	ngth in unit	s of	9.766	ns									
Cable																																			
delay																																			
0xe0c:																																			
Test																																			
0xe10:	mag	gic n	ımbe	r fr	om l	ead	stage	•																											
Headstage	:																																		
magic																																			
0xe14:	Frai	meco	unte	r fro	om h	eads	tage																												
Headstage	;																																		
framecoun	nt																																		
0xe18:	Loc	al fr	amec	oun	ter																														
Local																																			
framecoun	nt																																		
0xe1c:	Loc	al fr	amec	oun	ter																														
Local																																			
framecoun	nt																																		

0xe20:				Impedance						Enable
Test				test						testmode
DAC										
control										
0xe21:		DAC amplitude								
DAC1		DAC ampilitude								
amplitude										
0xe22:		DAC amplitude								
DAC2										
amplitude										
0xe23:		DAC amplitude								
Impedance										
amplitude										
0xe24:		DAC period								
DAC1		-								
period										
0xe25:		DAC period								
DAC2										
period										
0xe26:		DAC period								
Impedance										
period										
0xe27:	2 bits per MUX for DAC 16 1									
Select										
MUX 1										
0xe28:	2 bits per MUX for DAC 32 17									
Select	2 ons per Wex for BAC 32 17									
MUX 2										
							. 1			
0xe29:				grounding	ref_a1	ref_a0	ref_en			cur/volt
DAC										
Control										
0xe2a:			en_stim_a1	en_stim_a0	-			ext_stim_a1	ext_stim_a0	ext_stim_en
External										
stimulation										
0xe30:			1	l						enable
Headstage										
clock										
enable										

SCU Stimulation Address Map (Address bits 11-0) Base Address: SCU 1: 0x9000 SCU 2: 0xD000

Register	31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2 1	0
0x100: Voltage Range	Vol	tage	ran	ige (()x00	00 2	2710	= 10	0000) mV))									•	•					'				
0x104: Voltage Resolution	Vol	tage	res	oluti	on (()x8(000 0	1F4	= 5	00 uV	7)																			
0x108: Current Range	Cur	rent	ran	ge (()x00(00 0	3E8	= 10	000	uA)																				
0x10c: Current Resolution	Cur	rent	reso	oluti	on (0)x00	000 0	032 :	= 50	0 nA)																				
0x120: Trigger																	Nu	mbe	r of	trigg	er (12)								
0x130: Stimulation Memory																	Nu	mbe	r of	mem	nory	cha	nnel	s (2	4)					
0x140: DAC Properties	Nuı	mber	of	DAC	C Cha	anne	els (1	2)									Nu	mbe	r of	DAC	C me	moı	ry cł	nanr	nels	(12))			
0x144: DAC Resolution																	Res	solut	ion	in bi	ts (1	6)								
0x150: Sideband Properties	Nui	mber	of	sidel	oands	s (1:	2)										Nu	mbe	r of	sidel	oand	me	mor	y cł	ann	els ((12)	1		
0x160: Number of Stimulation Electrodes																	Stin	mula	tion	Elec	etroc	les (128)						
0x170: Memory Configuration	Me	mory	y siz	ze pe	r cha	nne	el in 3	32 bi	t en	tries	(0x0	020	0000	= 2	Ме	ntrie	es)													
0x174: Total Memory Size	Me	mory	y siz	ze in	32 b	it eı	ntries	6 (0x0	040	0 000	0 = 0	64 N	I enti	res)																

Register	31	30	2	9 28	27	20	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3 2	1	0
0x200: Memory Control Register for DAC in Memory Group 0 0x201: Start Pointer	Sta	rt M	len	nory P	ointe	er																			Se	gmen	nt Se	lecto	r*	
for DAC in Memory Group 0																														
0x202: End Pointer for DAC in Memory Group 0	En	d Me	em	ory Po	ointe	r																								
0x203: Write Pointer for DAC in Memory Group 0	Wr	ite M	Леі	mory l	Point	ter,	write	will	clea	ar Ch	anne	el																		
0x208: Memory Control Register for SBS in Memory Group 0																									Se	gmen	nt Se	lecto	r*	
0x209: Start Pointer for SBS in Memory Group 0	Sta	rt M	len	nory P	ointe	er																								

0x20a: End Pointer for SBS in Memory Group 0	End Memory Pointer	
0x20b: Write Pointer for SBS in Memory Group 0	Write Memory Pointer, write will clear Channel	
0x210: Memory Control Register for DAC in Memory Group 1		Segment Selector*
0x211: Start Pointer for DAC in Memory Group 1	Start Memory Pointer	
0x212: End Pointer for DAC in Memory Group 1	End Memory Pointer	
0x213: Write Pointer for DAC in Memory Group 1	Write Memory Pointer, write will clear Channel	
0x218: Memory Control Register for SBS in Memory Group 1		Segment Selector*
0x219: Start Pointer for SBS in Memory Group 1	Start Memory Pointer	
0x21a: End Pointer for SBS in Memory Group 1	End Memory Pointer	
0x21b: Write Pointer for SBS in Memory Group 1	Write Memory Pointer, write will clear Channel	
0x220: Memory Control Register for DAC in Memory Group 2		Segment Selector*
0x221: Start Pointer for DAC in Memory Group 2	Start Memory Pointer	
0x222: End Pointer for DAC in Memory Group 2	End Memory Pointer	
0x223: Write Pointer for DAC in Memory Group 2	Write Memory Pointer, write will clear Channel	
0x228: Memory Control Register for SBS in Memory Group 2		Segment Selector*

0x229: Start Pointer for SBS in Memory Group 2	Start Memory Pointer	
0x22a: End Pointer for SBS in Memory Group 2	End Memory Pointer	
0x22b: Write Pointer for SBS in Memory Group 2	Write Memory Pointer, write will clear Channel	
0x230: Memory Control Register for DAC in Memory Group 3		Segment Selector*
0x231: Start Pointer for DAC in Memory Group 3	Start Memory Pointer	
0x232: End Pointer for DAC in Memory Group 3	End Memory Pointer	
0x233: Write Pointer for DAC in Memory Group 3	Write Memory Pointer, write will clear Channel	
0x238: Memory Control Register for SBS in Memory Group 3		Segment Selector*
0x239: Start Pointer for SBS in Memory Group 3	Start Memory Pointer	
0x23a: End Pointer for SBS in Memory Group 3	End Memory Pointer	
0x23b: Write Pointer for SBS in Memory Group 3	Write Memory Pointer, write will clear Channel	
0x240: Memory Control Register for DAC in Memory Group 4		Segment Selector*
0x241: Start Pointer for DAC in Memory Group 4	Start Memory Pointer	
0x242: End Pointer for DAC in Memory Group 4	End Memory Pointer	
0x243: Write Pointer for DAC in Memory Group 4	Write Memory Pointer, write will clear Channel	

0x248: Memory		Segment Selector*
Control Register for SBS in Memory		
Group 4		
0x249: Start Pointer	Start Memory Pointer	
for SBS in Memory	Start Memory Pointer	
Group 4		
0x24a: End Pointer for SBS in Memory	End Memory Pointer	
Group 4		
0x24b: Write Pointer for SBS in Memory	Write Memory Pointer, write will clear Channel	
Group 4		
0x250: Memory Control Register for		Segment Selector*
DAC in Memory		
Group 5		
0x251: Start Pointer	Start Memory Pointer	
for DAC in Memory	Start Memory Forniter	
Group 5		
0x252: End Pointer	End Memory Pointer	
for DAC in Memory	End Memory Fornier	
Group 5		
0x253: Write Pointer	Write Memory Pointer, write will clear Channel	
for DAC in Memory	write Memory Fornier, write will clear Chainler	
Group 5		
0x258: Memory		Segment Selector*
Control Register for		3 - 25
SBS in Memory		
Group 5		
0x259: Start Pointer	Start Memory Pointer	
for SBS in Memory		
Group 5		
0x25a: End Pointer	End Memory Pointer	
for SBS in Memory		
Group 5		
0x25b: Write Pointer	Write Memory Pointer, write will clear Channel	
for SBS in Memory		
Group 5		
0x260: Memory		Segment Selector*
Control Register for		
DAC in Memory		
Group 6		
0x261: Start Pointer	Start Memory Pointer	
for DAC in Memory		
Group 6		
0x262: End Pointer	End Memory Pointer	
for DAC in Memory		
Group 6		

0x263: Write Pointer for DAC in Memory Group 6	Write Memory Pointer, write will clear Channel	
0x268: Memory Control Register for SBS in Memory Group 6		Segment Selector*
0x269: Start Pointer for SBS in Memory Group 6	Start Memory Pointer	
0x26a: End Pointer for SBS in Memory Group 6	End Memory Pointer	
0x26b: Write Pointer for SBS in Memory Group 6	Write Memory Pointer, write will clear Channel	
0x270: Memory Control Register for DAC in Memory Group 7		Segment Selector*
0x271: Start Pointer for DAC in Memory Group 7	Start Memory Pointer	
0x272: End Pointer for DAC in Memory Group 7	End Memory Pointer	
0x273: Write Pointer for DAC in Memory Group 7	Write Memory Pointer, write will clear Channel	
0x278: Memory Control Register for SBS in Memory Group 7		Segment Selector*
0x279: Start Pointer for SBS in Memory Group 7	Start Memory Pointer	
0x27a: End Pointer for SBS in Memory Group 7	End Memory Pointer	
0x27b: Write Pointer for SBS in Memory Group 7	Write Memory Pointer, write will clear Channel	
0x280: Memory Control Register for DAC in Memory Group 8		Segment Selector*
0x281: Start Pointer for DAC in Memory Group 8	Start Memory Pointer	

0x282: End Pointer for DAC in Memory Group 8	End Memory Pointer	
0x283: Write Pointer for DAC in Memory Group 8	Write Memory Pointer, write will clear Channel	
0x288: Memory Control Register for SBS in Memory Group 8		Segment Selector*
0x289: Start Pointer for SBS in Memory Group 8	Start Memory Pointer	
0x28a: End Pointer for SBS in Memory Group 8	End Memory Pointer	
0x28b: Write Pointer for SBS in Memory Group 8	Write Memory Pointer, write will clear Channel	
0x290: Memory Control Register for DAC in Memory Group 9		Segment Selector*
0x291: Start Pointer for DAC in Memory Group 9	Start Memory Pointer	
0x292: End Pointer for DAC in Memory Group 9	End Memory Pointer	
0x293: Write Pointer for DAC in Memory Group 9	Write Memory Pointer, write will clear Channel	
0x298: Memory Control Register for SBS in Memory Group 9		Segment Selector*
0x299: Start Pointer for SBS in Memory Group 9	Start Memory Pointer	
0x29a: End Pointer for SBS in Memory Group 9	End Memory Pointer	
0x29b: Write Pointer for SBS in Memory Group 9	Write Memory Pointer, write will clear Channel	
0x2a0: Memory Control Register for DAC in Memory Group 10		Segment Selector*

0x2a1: Start Pointer for DAC in Memory Group 10	Start Memory Pointer	
0x2a2: End Pointer for DAC in Memory Group 10	End Memory Pointer	
0x2a3: Write Pointer for DAC in Memory Group 10	Write Memory Pointer, write will clear Channel	
0x2a8: Memory Control Register for SBS in Memory Group 10		Segment Selector*
0x2a9: Start Pointer for SBS in Memory Group 10	Start Memory Pointer	
0x2aa: End Pointer for SBS in Memory Group 10	End Memory Pointer	
0x2ab: Write Pointer for SBS in Memory Group 10	Write Memory Pointer, write will clear Channel	
0x2b0: Memory Control Register for DAC in Memory Group 11		Segment Selector*
0x2b1: Start Pointer for DAC in Memory Group 11	Start Memory Pointer	
0x2b2: End Pointer for DAC in Memory Group 11	End Memory Pointer	
0x2b3: Write Pointer for DAC in Memory Group 11	Write Memory Pointer, write will clear Channel	
0x2b8: Memory Control Register for SBS in Memory Group 11		Segment Selector*
0x2b9: Start Pointer for SBS in Memory Group 11	Start Memory Pointer	
0x2ba: End Pointer for SBS in Memory Group 11	End Memory Pointer	
0x2bb: Write Pointer for SBS in Memory Group 11	Write Memory Pointer, write will clear Channel	

*Segment Selector:

Segment 0 to 255 reflect the Segment ID 0 to 255 from Trigger CTRL logic.

Register	31	1 30	29	28	27	26	25	24	23	22	21	20 1	19 1	8	17	16	15	14	13	12	11	10	9	8	7	6 5	4 3	2 1	0
0x500: Test Status											- 1				MEM test read/write in process	MEM test failed						MEM statemachine busy							
0x504: Test Control													St	- 1	Start test	write / not read									Pat	ttern	mode	*	
0x508: Pattern	32	2 bit	pat	tern	for t	he t	est																						
0x50c: Fail counter -> 31-0 -> number of failed memory patterns (cleared on write) 0x510: Address pointer															or, max Va)FF	FFF	80)										
0x514: First fail address			th	e ad	dress	s Po	inte	r of	the	first	fail	ed ac	ldres	s of	memory to	est													
0x520: Memory status	,		•																				calibration done	selfrefresh active	ı				enter selfrefresh
0x524: Memory size		k200	0000	000 :	== 5	12 N	ИВу	te														,		,	•			1	

*Pattermode options:

- 0: Counter
- 1: Pattern
- 2: Shift Pattern right
- 3: Shift Pattern left
- 4: Toggle Pattern after every write

Register	31	30	29	28	27	20	5 25	24	23	22	21	20	19	18	17	16	15	1	4 1	3 1	12	11	10	9 8	7	6	5 4	3	2 1	1 0
0x600: Trigger 0 Control Register																		-							Т	rigge	er co	nfig	uratio	on*
0x601: Trigger 1 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x602: Trigger 2 Control Register																									T	rigge	er co	nfig	uratio	on*
0x603: Trigger 3 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x604: Trigger 4 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x605: Trigger 5 Control Register																									T	rigge	er co	nfig	uratio	on*
0x606: Trigger 6 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x607: Trigger 7 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x608: Trigger 8 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x609: Trigger 9 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x60a: Trigger 10 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x60b: Trigger 11 Control Register																									Т	rigge	er co	nfig	uratio	on*
0x640: Stop Trigger																					1	Trig	ger	11 to	0,	bit	per	trigg	er	
0x644: Trigger Speed Monitor																	Tr	igg	er sj	peed	**									
0x680: Trigger 0 event limit	Sto	p tri	igge	r afte	er thi	is nı	umber	of e	vent	.s																				
0x681: Trigger 1 event limit	Sto	p tri	igge	r afte	er thi	is nı	ımber	of e	vent	S																				
0x682: Trigger 2 event limit	Sto	p tri	igge	r afte	er thi	is nı	ımber	of e	vent	S																				
0x683: Trigger 3 event limit	Sto	p tri	igge	r afte	er thi	is nı	ımber	of e	vent	S																				
0x684: Trigger 4 event limit	Sto	p tri	igge	r afte	er thi	is nı	ımber	of e	vent	S																				
0x685: Trigger 5 event limit	Sto	p tri	igge	r afte	er thi	is nı	ımber	of e	vent	S																				
0x686: Trigger 6 event limit	Sto	p tri	igge	r afte	er thi	is nı	ımber	of e	vent	ī.S																				
0x687: Trigger 7 event limit	Sto	p tri	igge	r afte	er thi	is nu	ımber	of e	vent	:s																				
0x688: Trigger 8 event limit	Sto	p tri	igge	r afte	er thi	is nu	umber	of e	vent	S																				

0x689: Trigger 9 event limit	Stop trigger after this number of events
0x68a: Trigger 10 event limit	Stop trigger after this number of events
0x68b: Trigger 11 event limit	Stop trigger after this number of events
0x6c0: Trigger 0 event counter	current trigger events
0x6c1: Trigger 1 event counter	current trigger events
0x6c2: Trigger 2 event counter	current trigger events
0x6c3: Trigger 3 event counter	current trigger events
0x6c4: Trigger 4 event counter	current trigger events
0x6c5: Trigger 5 event counter	current trigger events
0x6c6: Trigger 6 event counter	current trigger events
0x6c7: Trigger 7 event counter	current trigger events
0x6c8: Trigger 8 event counter	current trigger events
0x6c9: Trigger 9 event counter	current trigger events
0x6ca: Trigger 10 event counter	current trigger events
0x6cb: Trigger 11 event counter	current trigger events
0x700: Trigger 0 repeat limit	number of times to reapeat a trigger
0x701: Trigger 1 repeat limit	number of times to reapeat a trigger
0x702: Trigger 2 repeat limit	number of times to reapeat a trigger
0x703: Trigger 3 repeat limit	number of times to reapeat a trigger
0x704: Trigger 4 repeat limit	number of times to reapeat a trigger
0x705: Trigger 5 repeat limit	number of times to reapeat a trigger
0x706: Trigger 6 repeat limit	number of times to reapeat a trigger
0x707: Trigger 7 repeat limit	number of times to reapeat a trigger

0x708: Trigger 8 repeat limit	number of times to reapeat a trigger
0x709: Trigger 9 repeat limit	number of times to reapeat a trigger
0x70a: Trigger 10 repeat limit	number of times to reapeat a trigger
0x70b: Trigger 11 repeat limit	number of times to reapeat a trigger
0x740: Trigger 0 repeat counter	current trigger repeats
0x741: Trigger 1 repeat counter	current trigger repeats
0x742: Trigger 2 repeat counter	current trigger repeats
0x743: Trigger 3 repeat counter	current trigger repeats
0x744: Trigger 4 repeat counter	current trigger repeats
0x745: Trigger 5 repeat counter	current trigger repeats
0x746: Trigger 6 repeat counter	current trigger repeats
0x747: Trigger 7 repeat counter	current trigger repeats
0x748: Trigger 8 repeat counter	current trigger repeats
0x749: Trigger 9 repeat counter	current trigger repeats
0x74a: Trigger 10 repeat counter	current trigger repeats
0x74b: Trigger 11 repeat counter	current trigger repeats
0x780: Trigger 0 segment ID	current segment ID
0x781: Trigger 1 segment ID	current segment ID
0x782: Trigger 2 segment ID	current segment ID
0x783: Trigger 3 segment ID	current segment ID
0x784: Trigger 4 segment ID	current segment ID
0x785: Trigger 5 segment ID	current segment ID
0x786: Trigger 6 segment ID	current segment ID

0x787: Trigger 7 segment ID	current segment ID
0x788: Trigger 8 segment ID	current segment ID
0x789: Trigger 9 segment ID	current segment ID
0x78a: Trigger 10 segment ID	current segment ID
0x78b: Trigger 11 segment ID	current segment ID

*Trigger configuration:

```
Bit 0: Enable Trigger: not Armed -> Armed

Bit 3:1:

0: Stop stimulus sequence at recuring of same trigger event

1: Restart stimulus sequence at recuring of same trigger event

2: Ignore same trigger and continue processing

3: Gate stimulus sequence at trigger event

Bit 5:4:

0: Stop stimulus sequence at occuring of other trigger event

1: Restart stimulus sequence at occuring of other trigger event

2: Ignore other trigger and continue processing

bit 7-6: Status of Trigger statemachine (00: not Armed, 01: Armed, 10: Triggerd (running), 11: Reserved)
```

**Trigger speed:

Value	STG speed
0x00	12.5 kHz
0x01	25 kHz
0x02	50 kHz (default)
0x03	100 kHz
0x04	200 kHz
0x05	400 kHz

Register	31	3	0 29	28	27	26	25	24	23	22	21	20	19	1	18	17	16	15	14	13	12	11	10	9	8	7	6	5 5	4	3	2	1 0
0x800:													-				used for						1	Data	a	Т	rig	ger	nu	mbe	r us	ed
Memory																	DAC							Sou	rce	* to	st	art	this	s cha	nne	:1
Group 0																	Data(RO)															
DAC Data																																
Read																																
Configuration																																
0x801:																	used for							Data	a	Т	rig	ger	nu	mbe	r us	ed
Memory																	DAC							Sou	rce	* to	st	art	this	s cha	nne	1
Group 0																	Data(RO)															
SBS Data																																
Read																																
Configuration																																

0x802:	used for	Data Trigger number used
Memory Group 1 DAC Data Read Configuration	DAC Data(RO)	Source* to start this channel
0x803: Memory Group 1 SBS Data Read Configuration	used for DAC Data(RO)	Data Trigger number used Source* to start this channel
0x804: Memory Group 2 DAC Data Read Configuration	used for DAC Data(RO)	Data Source* Trigger number used to start this channel
0x805: Memory Group 2 SBS Data Read Configuration	used for DAC Data(RO)	Data Source* Trigger number used to start this channel
0x806: Memory Group 3 DAC Data Read Configuration	used for DAC Data(RO)	Data Source* Trigger number used to start this channel
0x807: Memory Group 3 SBS Data Read Configuration	used for DAC Data(RO)	Data Trigger number used Source* to start this channel
0x808: Memory Group 4 DAC Data Read Configuration	used for DAC Data(RO)	Data Source* Trigger number used to start this channel
0x809: Memory Group 4 SBS Data Read Configuration	used for DAC Data(RO)	Data Trigger number used Source* to start this channel
0x80a: Memory Group 5 DAC Data Read Configuration	used for DAC Data(RO)	Data Source* Trigger number used to start this channel

0x80b:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 5	Data(RO)	
SBS Data		
Read		
Configuration		
0x80c:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 6	Data(RO)	
DAC Data		
Read		
Configuration		
0x80d:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 6	Data(RO)	Source to start this channel
SBS Data	Data(NO)	
Read		
Configuration		
	10	D
0x80e:	used for	Data Trigger number used
Memory	DAC Data(DO)	Source* to start this channel
Group 7	Data(RO)	
DAC Data Read		
Configuration		
0x80f:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 7	Data(RO)	
SBS Data		
Read		
Configuration		
0x810:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 8	Data(RO)	
DAC Data		
Read		
Configuration		
0x811:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 8	Data(RO)	
SBS Data		
Read		
Configuration		
0x812:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 9	Data(RO)	Source to start time charmer
DAC Data	(****)	
Read		
Configuration		
0x813:	used for	Data Trigger number used
Memory	DAC	Source* to start this channel
Group 9	Data(RO)	to start this chailler
SBS Data	Data(NO)	
Read		
Configuration		
- Constitution		

0x814: used for DAC Memory DAC Group 10 Data(RO) DAC Data Read Configuration used for Data	Trigger number used to start this channel
Group 10 DAC Data Read Configuration	to start this channel
DAC Data Read Configuration	
Read Configuration	
Configuration	
0x815: used for Data	
	Trigger number used
Memory DAC Source*	to start this channel
Group 10 SBS Data Data(RO)	
Read Read	
Configuration	
0x816: used for Data	Trigger number used
Memory DAC Source*	to start this channel
Group 11 Data(RO)	
DAC Data Read	
Configuration	
0x817: used for Data	Trigger number used
Memory DAC Source*	to start this channel
Group 11 Data(RO)	
SBS Data Read	
Configuration	
0x880: value used in manual mode	
Memory	
Group 0	
static value for DAC	
0x881: value used in manual mode	
Memory	
Group 0	
static value for SBS	
0x882: value used in manual mode	
Memory	
Group 1	
static value for DAC	
0x883: value used in manual mode	
Memory	
Group 1	
static value	
for SBS	
0x884: value used in manual mode	
Memory	
Group 2	
static value	
for DAC	
0x885: value used in manual mode	
Memory	
Group 2	
static value	
for SBS	

0x886:	value used in manual mode
Memory	
Group 3	
static value	
for DAC	
0x887:	value used in manual mode
Memory	
Group 3	
static value	
for SBS	
0x888:	value used in manual mode
Memory	
Group 4	
static value	
for DAC	
0x889:	value used in manual mode
Memory	
Group 4	
static value	
for SBS	
0.00	1 1 1
0x88a:	value used in manual mode
Memory	
Group 5	
static value	
for DAC	
0x88b:	value used in manual mode
	value used in manual mode
Memory	
Group 5	
static value	
for SBS	
0x88c:	value used in manual mode
Memory	
Group 6	
static value	
for DAC	
0x88d:	 value used in manual mode
Memory	
Group 6	
static value	
for SBS	
0x88e:	value used in manual mode
Memory	
Group 7	
static value	
for DAC	
0x88f:	value used in manual mode
1	
Memory	
Memory Group 7	
Group 7	

0x890:		value used in manual mode
Memory		
Group 8		
static value		
for DAC		
0.001		1 1 1
0x891:		value used in manual mode
Memory		
Group 8		
static value		
for SBS		
0x892:		value used in manual mode
Memory		value used in manual mode
Group 9		
static value		
for DAC		
0x893:		value used in manual mode
Memory		assa m manaan mode
Group 9		
static value		
for SBS		
0x894:		value used in manual mode
Memory		
Group 10		
static value		
for DAC		
0x895:		value used in manual mode
Memory		
Group 10		
static value		
for SBS		
0x896:		value used in manual mode
		value used in manual mode
Memory		
Group 11		
static value		
for DAC		
0x897:		value used in manual mode
Memory		
Group 11		
static value		
for SBS		
101.282		
0x900: Read	current read pointer position of read FSM	
pointer of		
Memory		
Group 0 for		
DAC		
0x901: Read	current read pointer position of read FSM	
pointer of	carrent read position of read rotal	
Memory		
Group 0 for		
SBS		

0x902: Read pointer of Memory Group 1 for DAC	current read pointer position of read FSM
0x903: Read pointer of Memory Group 1 for SBS	current read pointer position of read FSM
0x904: Read pointer of Memory Group 2 for DAC	current read pointer position of read FSM
0x905: Read pointer of Memory Group 2 for SBS	current read pointer position of read FSM
0x906: Read pointer of Memory Group 3 for DAC	current read pointer position of read FSM
0x907: Read pointer of Memory Group 3 for SBS	current read pointer position of read FSM
0x908: Read pointer of Memory Group 4 for DAC	current read pointer position of read FSM
0x909: Read pointer of Memory Group 4 for SBS	current read pointer position of read FSM
0x90a: Read pointer of Memory Group 5 for DAC	current read pointer position of read FSM
0x90b: Read pointer of Memory Group 5 for SBS	current read pointer position of read FSM

0x90c: Read pointer of Memory Group 6 for DAC	current read pointer position of read FSM
0x90d: Read pointer of Memory Group 6 for SBS	current read pointer position of read FSM
0x90e: Read pointer of Memory Group 7 for DAC	current read pointer position of read FSM
0x90f: Read pointer of Memory Group 7 for SBS	current read pointer position of read FSM
0x910: Read pointer of Memory Group 8 for DAC	current read pointer position of read FSM
0x911: Read pointer of Memory Group 8 for SBS	current read pointer position of read FSM
0x912: Read pointer of Memory Group 9 for DAC	current read pointer position of read FSM
0x913: Read pointer of Memory Group 9 for SBS	current read pointer position of read FSM
0x914: Read pointer of Memory Group 10 for DAC	current read pointer position of read FSM
0x915: Read pointer of Memory Group 10 for SBS	current read pointer position of read FSM

0x916: Read	current read pointer position of read FSM
pointer of	
Memory	
Group 11 for	
DAC	
0.017.0	and the same of th
0x91/: Read	current read pointer position of read FSM
pointer of	
Memory	
Group 11 for	
SBS	

*Data source:

00: Stim. MEM Block X as Source (default)

01: Static value (manual mode, mainly for testing)

10: DSP direct stream as Source

11: Reserved, not Valid

			_		1			_				1			_	_	_					_			
Register	31	30 29 2	28 27	26	25	24	23	22 2	1 20	19	18	17	16	15 1	4 1	3 12	11	10	9	8	7 6 5	4 3	2	1	0
0xa10:			·					•	•										•			1	= voltage mod	le; 0 = current mode (p	per HS one bit)
Current																									
Voltage																									
Switch																									
				D			ı				D							D					D 1 . T.		
0xa14:				HS3	ImpStg_DoStimulus	HS3					HS2	ImpStg_DoStimulus HS2	HS2					HS1	ImpStg_DoStimulus HS1	HS1				ImpStg_DoStimulus HS0	HS0
Impedance				H53	HS3	H55					H52	H52	HS2					HSI	HSI	HSI			H50	H50	H50
Ground																									
Control																									
0xa1c:	ImpS	tg_Freque	ency											ImpSt	tg_Aı	mplitu	de								
Impedance																									
STG																									
Config																									
080-																					Calant Crim		M	for Florenda Co	
0xa80:																					Select Stim	iuiati	on Memory G	roup for Electrode Gre	oup
Electrode																									
Group* 1																									
Source Select																									
Scieci																									
0xa81:																					Select Stim	ulati	on Memory G	roup for Electrode Gro	oup
Electrode																									
Group* 2																									
Source																									
Select																									
0xa82:																					Select Stim	mlati	on Memory G	roup for Electrode Gre	nun
Electrode																								, and interiore diff	
Group* 3																									
Source																									
Select																									
0xa83:																					Select Stim	ulati	on Memory G	roup for Electrode Gre	oup
Electrode																									
Group* 4																									
Source																									
Select																									

)xa84:			Select Stimulation Memory Group for Electrode Group
Electrode			
Group* 5			
Source			
Select			
)xa85:			Select Stimulation Memory Group for Electrode Group
Electrode			
Group* 6			
Source			
Select			
)xb00:	Enable	DAC Data	
Dac A in			
Electr.			
Gr. 1			
Data			
Register			
0xb01:	Enable	DAC Data	
Dac B in			
Electr.			
Gr. 1			
Data			
Register			
)xb02:	Enable	DAC Data	
Dac A in			
Electr.			
Gr. 2			
Data			
Register			
teg.ster			
)xb03:	Enable	DAC Data	
Dac B in			
Electr.			
Gr. 2			
Oata			
Register			
)xb04:	Enable	DAC Data	
Dac A in			
Electr.			
Gr. 3			
or. o			
Register			
)xb05:	Enable	DAC Data	
Dac B in			
Electr.			
Gr. 3			
Data			
Register			
)xb06:	Enable	DAC Data	
Dac A in			
Electr.			
Gr. 4			
Data			
Register			
	<u> </u>		

)xb07:	Enable	DAC Data
Dac B in		
Electr.		
Gr. 4		
Data		
Register		
)xb08:	Enable	DAC Data
Dac A in		
Electr.		
Gr. 5		
Data		
Register		
)xb09:	Enable	DAC Data
Dac B in		
Electr.		
Gr. 5		
Data		
Register		
0xb0a:	Enable	DAC Data
Dac A in		
Electr.		
Gr. 6		
Oata		
Register		
)xb0b:	Enable	DAC Data
Dac B in		
Electr.		
Gr. 6		
Data		
Register		
)xb80:		Offset Correction Value for DAC A in Current Mode
Offset		
Register		
or DAC		
A 1		
)xb81:		Offset Correction Value for DAC B in Current Mode
Offset		
Register		
or DAC		
3 1		
)xb82:		Offset Correction Value for DAC A in Current Mode
Offset		
Register		
or DAC		
A 2		
)xb83:		Offset Correction Value for DAC B in Current Mode
Offset		
Register		
or DAC		
3 2		

)xb84:			Offset Correction Value for DAC A in Current Mode
Offset			
Register			
or DAC			
A 3			
)xb85:			Offset Correction Value for DAC B in Current Mode
Offset			
Register			
or DAC			
3 3			
5 3			
)xb86:			Offset Correction Value for DAC A in Current Mode
Offset			
Register			
or DAC			
A 4			
14			
)xb87:			Offset Correction Value for DAC B in Current Mode
Offset			
Register			
or DAC			
3 4			
5 4			
)xb88:			Offset Correction Value for DAC A in Current Mode
Offset			
Register			
or DAC			
A 5			
)xb89:			Offset Correction Value for DAC B in Current Mode
Offset			
Register			
or DAC			
3.5			
)xb8a:			Offset Correction Value for DAC A in Current Mode
Offset			
Register			
or DAC			
A 6			
)xb8b:			Offset Correction Value for DAC B in Current Mode
Offset			
Register			
or DAC			
3 6			
)xbc0:	T	Weighting Factor in Q1.16 Format	
DAC A		Ç	
n Electr.			
Gr. 1			
Weighting			
Factor			
)xbc1:		Weighting Eactor in O1 16 Format	
		Weighting Factor in Q1.16 Format	
DAC B			
n Electr.			
Gr. 1			
Weighting			
Factor			

)xbc2:	Weighting Factor in Q1.16 Format
DAC A	
n Electr.	
Gr. 2	
Weighting	
actor	
)xbc3:	Weighting Factor in Q1.16 Format
DAC B	
n Electr.	
Gr. 2	
Weighting	
actor	
)xbc4:	Weighting Factor in Q1.16 Format
DAC A	
n Electr.	
Gr. 3	
Weighting	
actor	
)xbc5:	Weighting Factor in Q1.16 Format
DAC B	
n Electr.	
Gr. 3	
Weighting	
Factor	
)xbc6:	Weighting Factor in Q1.16 Format
DAC A	
n Electr.	
Gr. 4	
Weighting	
actor	
)xbc7:	Weighting Factor in Q1.16 Format
DAC B	
n Electr.	
Gr. 4	
Weighting	
actor	
)xbc8:	Weighting Factor in Q1.16 Format
DAC A	
n Electr.	
Gr. 5	
Weighting	
Factor	
hubo0	Weighting Fester in O.1.16 Fermet
)xbc9:	Weighting Factor in Q1.16 Format
DAC B	
n Electr.	
Gr. 5	
Weighting	
actor	
)xbca:	Weighting Factor in Q1.16 Format
DAC A	
n Electr.	
Gr. 6	
Weighting	
actor	

(Oxbob:	Weighting Factor in Q1.16 Format
I	DAC B	
i	in Electr.	
0	Gr. 6	
ľ	Weighting	
F	Factor	

*Electrode Group::

0: HS1 Electrodes
1: HS2 Electrodes
2: HS3 Electrodes
3: HS4 Electrodes
4: SCU LED 1 Stimulator
5: SCU LED 2 Stimulator

Register	31	30	0 29	28	3 2	27	26	25	24	23	22	2	1 2	20	19	18	17	16	15	5 1	4	13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
0xc50: Electrode Config ID																								1				Elec	etro	ode C	Conf	ig II	D	
0xc51: Config ID Source		Electrode Config ID source select*)																		
0xc60: External electrode enable		External stimulation enable (2 bit per HS - Stim A+B) Electrodes 31 to 0 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)																																
0xc70: Electrode Mode Configuration	Ele	ectr	odes	31 to	o 0	(M	anu	al m	ode:	'1' /	Aut	on	natic	mo	ode:	'0',	1 bit	per	ele	ectro	ode))												
0xc71: Electrode Mode Configuration	Ele	ectr	odes	63 t	o 3	2 (N	Man	ual r	node	e: '1'	/ Au	uto	mat	ic m	node	e: '0'	, 1 b	it pe	er el	lect	rode	e)												
0xc72: Electrode Mode Configuration	Ele	ectr	odes	95 t	o 6	4 (N	Man	ual r	mode	e: '1'	/ Au	uto	mat	ic n	node	e: '0'	, 1 b	it pe	er el	lect	rode	e)												
0xc73: Electrode Mode Configuration	Ele	ectr	odes	127	to	96 ((Ma	nual	mod	le: '1	l' / A	Aut	ioma	tic	mod	le: '()', 1	bit p	er (elec	tro	de)												
0xc74: Electrode Mode Configuration	Ele	ectr	odes	159	to	128	(M	anua	ıl mo	ode:	'1' /	Αι	uton	natio	e mo	ode:	' 0', 1	l bit	pei	r ele	ectro	ode))											
0xc75: Electrode Mode Configuration	Ele	ectr	odes	191	to	160	(M	anua	ıl mo	ode:	'1' /	Αι	uton	natio	e mo	ode:	' 0', 1	l bit	pei	r ele	ectro	ode))											
0xc76: Electrode Mode Configuration	Ele	ectr	odes	223	to	192	(M	anua	ıl mo	ode:	'1' /	Αι	uton	natio	e mo	ode:	' 0', 1	l bit	pei	r ele	ectro	ode))											
0xc77: Electrode Mode Configuration	Ele	ectr	odes	255	to	224	(M	anua	ıl mo	ode:	'1' /	Αι	uton	natio	e mo	ode:	' 0', 1	l bit	pei	r ele	ectro	ode))											
0xca0: Electrode Enable	Ele	ectr	odes	31 to	o 0	, 1 l	oit p	er e	ectr	ode																								

0xca1: Electrode Enable	Electrodes 63 to 32, 1 bit per electrode
0xca2: Electrode Enable	Electrodes 95 to 64, 1 bit per electrode
0xca3: Electrode Enable	Electrodes 127 to 96, 1 bit per electrode
0xca4: Electrode Enable	Electrodes 159 to 128, 1 bit per electrode
0xca5: Electrode Enable	Electrodes 191 to 160, 1 bit per electrode
0xca6: Electrode Enable	Electrodes 223 to 192, 1 bit per electrode
0xca7: Electrode Enable	Electrodes 255 to 224, 1 bit per electrode
0xcd0: Electrode MUX position when stimulus is active	Electrodes 15 to 0, 2 bit per electrode**
0xcd1: Electrode MUX position when stimulus is active	Electrodes 31 to 16, 2 bit per electrode**
0xcd2: Electrode MUX position when stimulus is active	Electrodes 47 to 32, 2 bit per electrode**
0xcd3: Electrode MUX position when stimulus is active	Electrodes 63 to 48, 2 bit per electrode**
0xcd4: Electrode MUX position when stimulus is active	Electrodes 79 to 64, 2 bit per electrode**
0xcd5: Electrode MUX position when stimulus is active	Electrodes 95 to 80, 2 bit per electrode**
0xcd6: Electrode MUX position when stimulus is active	Electrodes 111 to 96, 2 bit per electrode**
0xcd7: Electrode MUX position when stimulus is active	Electrodes 127 to 112, 2 bit per electrode**
0xcd8: Electrode MUX position when stimulus is active	Electrodes 143 to 128, 2 bit per electrode**

0xcd9: Electrode	Electrodes 159 to 144, 2 bit per electrode**
MUX position	
when stimulus is	
active	
0xcda: Electrode	Electrodes 175 to 160, 2 bit per electrode**
MUX position	
when stimulus is	
active	
0xcdb: Electrode	Electrodes 191 to 176, 2 bit per electrode**
MUX position	
when stimulus is	
active	
0xcdc: Electrode	Electrodes 207 to 192, 2 bit per electrode**
MUX position	
when stimulus is	
active	
0xcdd: Electrode	Electrodes 223 to 208, 2 bit per electrode**
MUX position	
when stimulus is	
active	
0xcde: Electrode	Electrodes 239 to 224, 2 bit per electrode**
MUX position	
when stimulus is	
active	
0xcdf: Electrode	Electrodes 255 to 240, 2 bit per electrode**
MUX position	
when stimulus is	
active	

*Electrode Config ID Source Select:

```
00 00000: Trigger 0 ID
00 00001: Trigger 1 ID
00 00010: Trigger 2 ID
00 00011: Trigger 3 ID
00 00100: Trigger 4 ID
00 00101: Trigger 5 ID
00 00110: Trigger 6 ID
00 00111: Trigger 7 ID
00 01000: Trigger 8 ID
00 01001: Trigger 9 ID
00 01010: Trigger 10 ID
00 01011: Trigger 11 ID
00 01100: Reserved
00 11111: Reserved
01 00000: Sideband 1, bits 15:8
01 00001: Sideband 2, bits 15:8
01 00010: Sideband 3, bits 15:8
01 00011: Sideband 4, bits 15:8
```

```
01 00100: Sideband 5, bits 15:8
01 00101: Sideband 6, bits 15:8
01 00110: Sideband 7, bits 15:8
01 00111: Sideband 8, bits 15:8
01 01000: Sideband 9, bits 15:8
01 01001: Sideband 10, bits 15:8
01 01010: Sideband 11, bits 15:8
01 01100: Reserved
...
01 11111: Reserved

10 XXXXX: Manual Register
11 XXXXX: Reserved
```

**Electrode MUX position:

```
00: electrode to ADC
01: DAC 0
10: DAC 1
11: GND (Impedance test, only in manual mode)
```

Register	31	3	30	29	28	2	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0)
0xf00: Memory Address	Ad	lre	SS																	I					-										
0xf04: Memory Data	Ву	te	4								Byt	te 3							Byt	te 2							By	yte	1						
0xf10: Max used Memory Groups																			•												emo			n use	
0xf11: MEM Segments Shift																															Se	gme	ents	need	ed*
Oxf12: Memory Pointer Config																																		Trig Ptr. Con	
0xf80: Memory Group 0 DAC Data Write Register	Sti	mı	ulati	ion	Dat	a V	Vect	or*	*																										

	Tanana and an annual and an an an an an
0xf81:	Stimulation Data Vector**
Memory	
Group 0	
SBS Data	
Write	
Register	
0xf82:	Stimulation Data Vector**
Memory	
Group 1	
DAC Data	
Write	
Register	
0xf83:	Stimulation Data Vector**
Memory	
Group 1	
SBS Data	
Write	
Register	
0xf84:	Stimulation Data Vector**
Memory	
Group 2	
DAC Data	
Write	
Register	
0.005	C' 1.' D. V. **
0xf85:	Stimulation Data Vector**
Memory	
Group 2	
SBS Data	
Write	
Register	
0xf86:	Stimulation Data Vector**
Memory	
Group 3	
DAC Data	
Write	
Register	
0xf87:	Stimulation Data Vector**
Memory	
Group 3	
SBS Data	
Write	
Register	
0xf88:	Stimulation Data Vector**
Memory	
Group 4	
DAC Data	
Write	
Register	
0xf89:	Stimulation Data Vector**
Memory	
Group 4	
SBS Data	
Write	
Register	
_	

0xf8a:	Stimulation Data Vector**
Memory	
Group 5	
DAC Data	
Write	
Register	
0xf8b:	Stimulation Data Vector**
Memory	
Group 5	
SBS Data	
Write	
Register	
0xf8c:	Stimulation Data Vector**
Memory	
Group 6	
DAC Data	
Write	
Register	
0xf8d:	Stimulation Data Vector**
Memory	
Group 6	
SBS Data	
Write	
Register	
0xf8e:	Stimulation Data Vector**
Memory	
Group 7	
DAC Data	
Write	
Register	
0xf8f:	Stimulation Data Vector**
Memory	
Group 7	
SBS Data	
Write	
Register	
0xf90:	Stimulation Data Vector**
	Sumulation Data Vector***
Memory	
Group 8	
DAC Data	
Write	
Register	
0xf91:	Stimulation Data Vector**
Memory	John Marie Dan 1000
Group 8	
SBS Data	
Write	
Register	
0xf92:	Stimulation Data Vector**
Memory	
Group 9	
DAC Data	
Write	
Register	
	1

0xf93:	Stimulation Data Vector**
Memory	
Group 9	
SBS Data	
Write	
Register	
0xf94:	Stimulation Data Vector**
Memory	
Group 10	
DAC Data	
Write	
Register	
0xf95:	Stimulation Data Vector**
Memory	
Group 10	
SBS Data	
Write	
Register	
0xf96:	Stimulation Data Vector**
Memory	
Group 11	
DAC Data	
Write	
Register	
0xf97:	Stimulation Data Vector**
Memory	
Group 11	
SBS Data	
Write	
Register	

*shift value decoding:

```
0: 1 Segment
1: 2 Segments
2: 4 Segments
3: 8 Segments
4: 16 Segments
5: 32 Segments
6: 64 Segments
7: 128 Segments
8: 256 Segments
```

**Data Vector decoding:

```
Bit 31: Reserved

Bit 30 - 28:

000: DAC/Sideband data vector

001: loop pointer vector

010: Long loop pointer vector

011: Long loop control vector

111: END command
```

DAC/Sideband data vector (000):

```
Bit 27: Reserved

Bit 26: Repeat Timebase (0: 20 us, 1: 1000*20us)

Bit 25 - 16: Number of Repeats (0: Pattern is used 1x Timebase; 1: Pattern is used for 2x Timebase; ...)

Bit 15 - 0: DAC data value (unsigned 16 bit value, 0x8000 is zero level) / SBS data value

SBS Bit 0: Amplifier Protection Switch/Blanking

SBS Bit 3: Stimulation Switch

SBS Bit 4: Stimulus Select

SBS Bit 8-15: Electrode Config ID
```

loop pointer vector (001):

```
Bit 27 - 26: Loop Level

Bit 25 - 16: Number of Repeats (2: Vectors are repeated once, thus used twice)

Bit 15 - 0 : Address Offset (Number of Vectors to jump backward, 1: One Vector before the LoopPtr is repeated)
```

Long loop pointer vector (010):

```
Bit 27 - 0 : Address Offset (Number of Vectors to jump backward)
```

Long loop control vector (011):

```
Bit 27 - 0 : Number of Repeats
```

END command (111):

```
Bit 27 - 0 : Reserved
```

Headstage Address Map (Address bits 10-0) Base Address SCU1: 0xA000, 0xA800, 0xB000, 0xB800; SCU2:0xE000, 0xE800, 0xF000, 0xF800

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		0
0x000: Device ID																							1		0x	0c :	= M	E2	100	SC	U		
0x001: Serial number low	low	ver (32 bi	t of S	SCU	J seria	al nu	mbei	r, rea	nd as	4 A	SCII	I byt	es																			
0x002: Serial number high	hig	her	32 b	it of	SCI	U seri	al nu	ımbe	r, re	ad as	s 4 A	ASCI	II by	tes																			
0x004: FPGA Version																	FPG	GA f	firm	ware	vei	sion											
0x008: PCB Revision																										ser	nbly on	7	PO	CB 1	Revisi	on	
0x00c: ADC Power																															enable 18 V	e	

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x020: Reset																																Reset

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6 5	5 4	3 2	2 1 0
0x031: (RO) Flash																												
Size																												
0x032: Write/Read																												
Address																												
0x033: Write/Read																												
Data																												

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x040: persistant command : 0x6 next write is persistant																																

Register	31	30	29	9 28	27	26 2	5 24	1	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3 2	2 1	0
0x100: Number of detection electrodes	32	Elec	ctro	des																									
0x110: ADC Range	AΓ	C ra	ange	e (0x0	023	1860 =	2300) n	nV)																				
0x114: ADC Resolution per bit	AΕ	C R	Reso	olution	(0x	80000	112 =	= 2'	74 nV/l	oit)																			
0x118: ADC Bit Count	AΓ	C R	Reso	olution	in b	oits (02	.0000	00	18 = 24	4 bit))																		
0x11c: Gain	Ga	Limitaions of this System can be written here																П											
0x120: Limitations	Lin	Limitaions of this System can be written here																П											
0x130: Max Sampling Frequency	Ma	Gain of the DACQ System (0x80002710 = gain 10.0) Limitaions of this System can be written here Maximum Frequenzy that is allowed to be set at configuration for the user (0x0000C350 = 50 kHz) Voltage range (0x0000 2710 = 10000 mV)																											
0x180: Voltage Range	Vo	Limitaions of this System can be written here																											
0x184: Voltage Resolution	Vo	ltage	e re	esolutio	on (()x8000	01F4	4 =	= 500 u	V)																			
0x188: Current Range	Cu	rrent	t raı	nge (0	x000	00 03E	8 = 1	00	00 uA)																				
0x18c: Current Resolution	Cu	rrent	t res	solutio	on (0	x0000	0032	2 =	50 nA)																			
0x1c0: DAC Properties	Nu	mbe	er of	f DAC	Cha	annels	(2)									Nui	mbei	r of I	OAC	me	mor	y ch	ann	els	(2)				
0x1c4: DAC Resolution																Res	olut	ion i	n bit	s (10	6)								
0x1e0: Number of Stimulation Electrodes																Stir	nula	tion	Elec	trod	les (32)							

Register	31	30 2	9 28	3 27	7 26	25	24	23 2	2 21	1 20	19	18	17	16	15 1	14 1	3 12	2 11	10	9 8	3	7	(6	5	4	3	2	1	0
0x200:															SPI	Com	mano	d										·		
ADS131A04																														
Command																														
0x220:																					A	DC Num	ber							
ADC Select																														
for Read																														
0x240:																					N	IU_CH								
ADS131A04																					.	.0_011								
Reg 0x00																														
ID_MSB																														
0x241:																					DI	EV_ID								
ADS131A04																					IX	L v_ID								
Reg 0x01																														
ID_LSB																														
																													I	
0x242: ADS131A04																							F_OPO	2	F_SPI	F_ADCIN	F_WDT	F_RESYNC	F_DRDY	F_CHECK
Reg 0x02																														
STAT_1																														
0x243:																											F_IN4P	F_IN3P	F_IN2P	F_IN1P
ADS131A04																														
Reg 0x03 STAT_P																														
0x244:																											F_IN4N	F_IN3N	F_IN2N	F_IN1N
ADS131A04																														
Reg 0x03 STAT_N																														
0x245:																												F_STARTUP	F_CS	F_FRAME
ADS131A04																														
Reg 0x05 STAT_S																														
31A1_3																														
0x246:																					EI	R								
ADS131A04																														
Reg 0x06																														
ERROR_CN	ľ																													
0x247:																									M2PI	N[1:0]	M1PIN[1:0]		M0PIN[1:	0]
ADS131A04																														
Reg 0x07																														
STAT_M2																														
0x24b:																					V	NCPEN	HRM		1	VREF_4V	INT_REFEN	COMP_TH[2	:0]	
ADS131A04																														
Reg 0x0B																														
A_SYS_CFC																														
0x24c:																					w	VDT_EN	CRC_	MODE	DNDI	LY[1:0]	HIZDLY[1:0]]	FIXED	CRC_EN
ADS131A04																														
Reg 0x0C																														
D_SYS_CFC																														
0x24d:																					Cl	LKSRC			1		CLK_DIV[2:	0]		
ADS131A04																														
Reg 0x0D																														
CLK1																														
																					_									

0x24e:	ICLY DIVIZION OCCUSION
	ICLK_DIV[2:0] 0 OSR[3:0]
ADS131A04	
Reg 0x0E	
CLK2	
0.245	T3V4/2 ()
0x24f:	ENA[3:0]
ADS131A04	
Reg 0x0F	
ADC_ENA	
0x251:	CADA (2.0)
	GAIN1_[2:0]
ADS131A04	
Reg 0x11	
ADC1	
0x252:	CADIO (2.0)
	GAIN2_[2:0]
ADS131A04	
Reg 0x12	
ADC2	
0.050	CANA (A.O.)
0x253:	GAIN3_[2:0]
ADS131A04	
Reg 0x12	
ADC3	
0-254	CADM [2:0]
0x254:	GAIN4_[2:0]
ADS131A04	
Reg 0x14	
ADC4	

Register	31	30	29	9 28	27	2	26 25	24	23	3 22	2 21	1	20 1	19 1	8	17	16	15	14	13	3 12	2 1	1 1	10	9 8	8 7	6	5	4 3	3 2	1	0
0x400: ADC 1 Data		ı							A	DC :	Data									-							-					
0x401: ADC 2 Data									A	DC :	Data																					
0x402: ADC 3 Data									A	DC :	Data																					
0x403: ADC 4 Data									A	DC :	Data																					
0x404: ADC 5 Data									A	DC :	Data																					
0x405: ADC 6 Data									A	DC :	Data																					
0x406: ADC 7 Data									A	DC :	Data																					
0x407: ADC 8 Data									A	DC :	Data																					
0x408: ADC 9 Data									A	DC :	Data																					
0x409: ADC 10 Data									A	DC :	Data																					
0x40a: ADC 11 Data									A	DC :	Data																					+
0x40b: ADC 12 Data									A	DC :	Data																					
0x40c: ADC 13 Data									A	DC :	Data																					
0x40d: ADC 14 Data									A	DC :	Data																					
0x40e: ADC 15 Data									A	DC :	Data																					
0x40f: ADC 16 Data									A	DC :	Data																					

0x410: ADC 17 Data	ADC Data
0x411: ADC 18 Data	ADC Data
0x412: ADC 19 Data	ADC Data
0x413: ADC 20 Data	ADC Data
0x414: ADC 21 Data	ADC Data
0x415: ADC 22 Data	ADC Data
0x416: ADC 23 Data	ADC Data
0x417: ADC 24 Data	ADC Data
0x418: ADC 25 Data	ADC Data
0x419: ADC 26 Data	ADC Data
0x41a: ADC 27 Data	ADC Data
0x41b: ADC 28 Data	ADC Data
0x41c: ADC 29 Data	ADC Data
0x41d: ADC 30 Data	ADC Data
0x41e: ADC 31 Data	ADC Data
0x41f: ADC 32 Data	ADC Data
0x420: ADC 33 Data	ADC Data
0x421: ADC 34 Data	ADC Data
0x422: ADC 35 Data	ADC Data
0x423: ADC 36 Data	ADC Data
0x424: ADC 37 Data	ADC Data
0x425: ADC 38 Data	ADC Data
0x426: ADC 39 Data	ADC Data
0x427: ADC 40 Data	ADC Data
0x428: ADC 41 Data	ADC Data

0x429: ADC 42	ADC Data
Data	
0x42a: ADC 43 Data	ADC Data
0x42b: ADC 44 Data	ADC Data
0x42c: ADC 45 Data	ADC Data
0x42d: ADC 46 Data	ADC Data
0x42e: ADC 47 Data	ADC Data
0x42f: ADC 48 Data	ADC Data
0x430: ADC 49 Data	ADC Data
0x431: ADC 50 Data	ADC Data
0x432: ADC 51 Data	ADC Data
0x433: ADC 52 Data	ADC Data
0x434: ADC 53 Data	ADC Data
0x435: ADC 54 Data	ADC Data
0x436: ADC 55 Data	ADC Data
0x437: ADC 56 Data	ADC Data
0x438: ADC 57 Data	ADC Data
0x439: ADC 58 Data	ADC Data
0x43a: ADC 59 Data	ADC Data
0x43b: ADC 60 Data	ADC Data
0x43c: ADC 61 Data	ADC Data
0x43d: ADC 62 Data	ADC Data
0x43e: ADC 63 Data	ADC Data
0x43f: ADC 64 Data	 ADC Data

Register	31 30	29	28	27	26	25	5 24	1 2	3	22	21	20	1	9	18	17	1	6 1	5	14	1	3 1	12	11	1	0	9 8	8 7	7 6	5 5	4	3	2		1	T	0
0x600: Filter 1 coefficent b[0]	Filter co	oeffi	cent b	p[0]	as (Q1.	16 va	alue	÷												C) to 6	exte	end	co	effi	ciei	nt to	o Q	1.30)						
0x602: Filter 1 coefficent b[1]	Filter co	oeffi	cent b) [1]	as (Q1.	16 va	alue	2												C) to 6	exte	end	l co	effi	cier	nt to	o Q	1.30)						
0x603: Filter 1 coefficent a[1]	Filter co	oeffi	cent a	i[1]	as (Q1	30 va	alue	: (Q	1.33	3 to	geth	ier '	wit	h lo	owe	r bi	ts re	gis	ter))																
0x604: Filter 1 coefficent b[2]	Filter co	oeffi	cent b	p[2]	as (Q1.	16 va	alue	e												C) to 6	exto	end	l co	effi	ciei	nt to	o Q	1.30)						
0x605: Filter 1 coefficent a[2]	Filter co	oeffi	cent a	1[2]	as (Q1	30 va	alue	e (Q	01.33	3 to	geth	ier '	wit	h lo	owe	r bi	ts re	gis	ter)	,																
0x606: Filter 1 coefficent lower bits	lower b of a[2]	its																		er b	oits	S															
0x607: Filter 1 control																						·												Ena Bla			Enable Filter
0x608: Filter 2 coefficent b[0]	Filter co	oeffi	cent b	[0]	as (Q1.	16 va	alue	e												C) to 6	exto	end	l co	effi	ciei	nt to	o Q	1.30)		- 1			-1	
0x60a: Filter 2 coefficent b[1]	Filter co	oeffi	cent b) [1]	as (Q1.	16 va	alue	e												C) to 6	exto	end	l co	effi	ciei	nt to	o Q	1.30)						
0x60b: Filter 2 coefficent a[1]	Filter co	oeffi	cent a	ı[1]	as (Q1	30 va	alue	e (Q	01.33	3 to	geth	ier '	wit	h lo	we	r bi	ts re	gis	ter)	,																
0x60c: Filter 2 coefficent b[2]	Filter co	oeffi	cent b	p[2]	as (Q1.	16 va	alue)												C) to 6	exte	end	co	effi	ciei	nt to	o Q	1.30)						
0x60d: Filter 2 coefficent a[2]	Filter co	oeffi	cent a	ι[2]	as (Q1	30 va	alue	; (Q	01.33	3 to	geth	ier '	wit	h lo	owe	r bi	ts re	gis	ter))																
0x60e: Filter 2 coefficent lower bits	lower b of a[2]	its																		er b	oits	8															

0x60f: Filter 2 control							Enable Blanking	Enable Filter
0x610: Filter 3 coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x612: Filter 3 coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x613: Filter 3 coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 value (Q1.3	3 together with lower bits r	register)				
0x614: Filter 3 coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x615: Filter 3 coefficent a[2]	Filter coeffi	cent a[2] as Q1.30 value (Q1.3	3 together with lower bits r	register)				
0x616: Filter 3 coefficent lower bits	lower bits of a[2]			lower bi of a[1]	its			
0x617: Filter 3 control					•		Enable Blanking	Enable Filter
0x618: Filter 4 coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x61a: Filter 4 coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x61b: Filter 4 coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 value (Q1.3	3 together with lower bits r	register)				
0x61c: Filter 4 coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 value			0 to	extend coefficient to Q1.30		
0x61d: Filter 4 coefficent a[2]	Filter coeffi	cent a[2] as Q1.30 value (Q1.3	3 together with lower bits r	register)				

0x61e: Filter 4 coefficent lower bits	lower bits of a[2]			lower b of a[1]	its				
0x61f: Filter 4 control								Enable Blanking	Enable Filter
0x620: Filter 2b coefficent b[0]	Filter coeffi	cent b[0] as Q1.16 val	ue		0 to	extend coefficient	to Q1.30		
0x622: Filter 2b coefficent b[1]	Filter coeffi	cent b[1] as Q1.16 val	ue		0 to	extend coefficient	to Q1.30		
0x623: Filter 2b coefficent a[1]	Filter coeffi	cent a[1] as Q1.30 val	ue for one clock after blank (Q1.3	3 together	r with	lower bits registe	r)		
0x624: Filter 2b coefficent b[2]	Filter coeffi	cent b[2] as Q1.16 val	ue		0 to	extend coefficient	to Q1.30		
0x625: Filter 2b coefficent a[2]	Filter coeffi	cent a[2] as Q1.30 val	ue for one clock after blank (Q1.3	3 together	r with	lower bits registe	r)		
0x626: Filter 2b coefficent lower bits	lower bits of a[2]			lower b of a[1]	its				
0x630: hardware filter frequency	Corner frequ	uency of hardware filt	er in mHz		'				
0x631: hardware filter information	filter order		band: lowpass	family				0: hardware filter	enabled
0x634: highpass filter frequency	Corner frequ	uency of highpass filte	er in mHz						
0x635: highpass filter information	filter order		band: highpass	family				1: software filter	enabled
0x638: lowpass filter frequency	Corner frequ	uency of lowpass filte	r in mHz						

0x639:	filter order	band: lowpass	family	1:	enabled
lowpass				software	
filter				filter	
information					

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 1	12	11	10	9	8 7	7 6	5	4 3	2	1 0
0x702: DAC C Value																	DA	C E	Data	ı					•	•		'		
0x780: DAC A Offset																	DA	'C C	Offs	et										
0x781: DAC B Offset																	DA	C C	Offs	et										

Quelle(n) und Bearbeiter des/der Artikel(s)

 $\textbf{MEA2100-Mini User Guide} \ \ \textit{Quelle}: \\ \textbf{http://wiki.mcs.de.com/index.php?oldid=24640} \ \ \textit{Bearbeiter}: \\ \textbf{Jesinger}, 9 \ anonyme \ Bearbeitungen \ \ \textbf{Meanselementary} \\ \textbf{Meanselementary}: \\ \textbf{Meanselementary$