Bus Organization

When a large number of registers are included in a processor, it is the most efficient way

to connect them through common buses.

Register connected to two MUX to form input buses A and B

- The selection lines of each MUX select one register for the particular bus
- The A and B buses are applied to a common ALU.
 The function selected in the ALU determines the particular operation that is to be
- performed.


 The shift micro-operations are implemented in the shifter.

 The result of the micro-operation goes through the output bus S into the inputs of all
- The destination register that receives the information from the output bus is selected by a decoder.
- When enabled, this decoder activates one of the register load inputs to provide a transfer
- nath between the data on the S bus and the inputs of the selected destina
- pain enverse in each one is you aim to suppain or the second consistential register.

 The output has provides the terminals for transferring data to an external destination.

 One input of MUX A or B can receive data from the outside.

 The control unit that supervises the processor has system directs the information flow through the ALU by selecting the various components in the unit.




Some processor employ a 2 port memory in order to overcome the delay caused when come processor employ a 2 port memory in order to overcome the early caused when reading two source registers. A 2-port has two separate address lines to select two words of memory simultaneously. The organization of a processor unit with a 2-port scratchpad memory is shown in figure above.

In this way the two source register can be read at the same time

Memory has 2 sets of addresses. One for port A and the other for Port B.Data from any word in the memory are read into the register A by specifying an A address . Likewise data from any word in memory are read into B register by specifying a B address. The same address can be applied to the A address and B address

When enabled by the Memory Enable (ME) input, new data can be written into the word specified byb the B address. Thus the A and B addresses specify two source registers simultaneously and the B address always specifies the destination register. A and B registers are latches that accepts new information as the clock pulse CP is in 1 -state . When CP goes to 0, the latches are disabled and hold the information that wa stored when CP was 1.



Explain zero, one, two and three address instruction with an example for each,

Three -address instruction format

This instruction format consists of three addresses along with an operation field. The three ses include the address of the first operand, address of the second operand, address

to store the result. ormat: Operation code Source1, source2, destination

Example: Add A.B.C

Two -address instruction format

This instruction format consists of two addresses along with an operation field. The two addresses include the address of the first operand, address of the second operand; the result ored in one of the operand address.

Example: Add A. B

B← [A]+[B]

One -address instruction format

This instruction format consists of one address along with an operation field. The address is that of the first operand. The second operand and the result are stored in a CPU register alled accumulator. A machine has only one accumulator; it need not be explicitly mentioned in the instruction.

Example: Add A

Zero -address instruction format

A stack is included in the CPU for performing arithmetic and logic instructions with no addresses. The operands are pushed onto the stack from memory and ALU operations are implicitly performed on the top elements of the stack.

Example: Add

Top of stack = top of stack + second top of stack

÷ TEIP

With the help of a diagram, describe the data-path inside the processor.

Processor fetches one instruction at a time and perform the operation specified. excessive memory locations until a branch or a jump ns are fetched from su

Processor keeps track of the address of the memory location containing the next instruction to be fetched using Program Counter (PC).

Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase).

 $IR \leftarrow [[PC]]$

Г

Assuming that the memory is byte addressable(4 byte long), increment the contents of the

PC ← [PC] + 4 o PC Keeps track of execution of a pro

o Contains the memory address of the next instruction to be fetched and executed.

Instruction Execution and Straight-Line Sequencing



- Let us consider how this program is executed.

 To begin executing a program, the address of its first instruction (i in our example) must be placed into the PC.

 Then, the processor control circuits use the information in the PC to fetch and execute instructions, one at a time, in the order of increasing addresses. This is called straight-instructions, one at a time, in the order of increasing addresses. This is called straight-
- During the execution of each instruction, the PC is incremented by 4 to point to the next instruction. Thus, after the Store instruction at location i + 12 is executed, the PC contains the value i + 16, which is the address of the first instruction of the next program

contains the value; it is, when as use assessment.

Executing agiven instruction is a two-phase procedure. In the first phase, called instruction is the instruction is feeded from the menory location whose address is in the PC. This citos is placed in the instruction significant places of the instruction is placed in the instruction significant places of the instruction in IR is examined remines which operation is to be performed. The specified operation is then performed by the soor. This involves a small number of steps such as faciliting operands from the memory or processor registers, performing an arithmetic or logic operation, and storing the result in the

At some point during this two-phase procedure, the contents of the PC are advanced to point to the next instruction. When the execute phase of an instruction is completed, the PC contains the address of the next instruction, and a new instruction fetch phase can begin.

EXECUTION OF A COMPLETE INSTRUCTION

Consider the instruction Add (R3),R1 which adds the contents of a memory location d to by R3 to register R1.

- us by S. to reguest R.I.

 Executing this instruction requires the following actions:

 1. Forth the instruction.

 2. Forth the first openal (the contents of the memory location pointed to by R3).

 3. Perform the addition.

 4. Load the result into RI.

 Instruction execution proceeds as follows.

Instruction execution proceeds as follows.

Step J. The instruction fetch operation is instituted by loading the contents of the PC into the MAR, and state of the content of this PC into the memory. He select signal is set to Scheck, which causes the multiplexer MUX to sched to the constant at This white is added to the operand at input in Park of the process of the PC, and the result is assert to Scheck, which causes the multiplexer MUX to sched to the PC, and the result is assert to Scheck, which was included to the result is assert to Scheck, which was in the PC, and the result is assert to Scheck, which was in the PC, and the result is assert to Scheck, which was in the PC, and the result is assert to Scheck, which was in the PC, and the result is assert to Scheck, which was in the PC, and the result is assert to Scheck, which was in the PC, and the result is assert to Scheck, which is the PC, and the result is assert to Scheck, which is the possible to the PC, and the result is assert to Scheck which was in the PC, and the result is assert to Scheck, which is the possible to the PC, and the result is assert to Scheck which was a schedule to the PC, and the result is assert to Scheck which was a schedule to the PC, and the result is assert to Schedule the PC, and the result is assert to Schedule the PC, and the result is assert to Schedule the PC, and the PC,

(Steps 1 through 3 constitute the instruction fetch phase, which is the sa

Step 4: The instruction decoding circuit interprets the contents of the IR. This enables the control circuitry to activate the control signals for steps 4 through 7, which constitute the execution phase. The contents of register R3 are transferred to the MAR in step 4, and a memory read operation is mittain.

ents of R1 are transferred to register Y, to prepare for the addition operation Step 6: When the Read operation is completed, the memory operand is available in register MDR, and the addition operation is performed. The contents of MDR are gated to the bus, and thus also to the B imput of the ALU, and register Y is selected as the second input to the ALU by showing Select'y.

Sup 7: The sum is stored in register Z, and then transferred to RI. The End signal causes are winstraction fetch cycle to begin by returning to step 1. This discussion accounts for all control signals in Figure 7.6 except Yin in step 2. There is no need to copy the updated contents of PC into register V when executing the Add instruction Be. in Benain histories the updated work of the PC is needed to compute the Branch target Be. in Benain histories the depulsed works of the PC is needed to compute the Branch target and the period of the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to compute the Branch target and the PC is needed to the PC is needed to compute the PC is needed to the PC is needed to compute the PC is needed to the PC is needed to the PC is needed to compute the PC is needed to compute the PC is needed to the

The relative magnitude of two numbers may be determined by subtracting one r from the other andthen checking certain bit conditions in the resultant difference. This sti conditions (often calledcondition-code bits or flag bits) are stored in a status register.

- The many assuming contents in conditions in the resultant difference. This status between (soften called-outlinescode bits or flags) have attended in a stitute register.

 Status register is a 4 bit register. The four bits are C (curry), Z (zero)S (sign) and V low) These bits are set or cleared as a resulted of me perclaimst performed in the ALU.


 B and S is set to 1 if the highest order bit of the result in the outquiet of the ALU is 1.

 B at S is set to 1 if the output carry of ALU contains all OS.

 B at Z is set or if the output carry of ALU contains all OS.

 B at Z is set of the exclusiver—OR of carriers C stant C9 is 1, and cleared otherwise.

 B at C is set of the exclusiver—OR of carriers C stant C9 is 1, and cleared otherwise containing the overflow which the numbers are in signal 2 complement representation. For an 8 bit ALU, V is set if the reach in greater than 127 or less than 127 or



If not v is set after the addition two signed numbers, it indicates an overflow condition. If tafter anexclusive OR operation, it indicates that A=B. A single bit in A can be checked to time if it is 0 or 1 by masking all bits except the bit in question and then checking the Z status

Relative magnitudes of A and B can be checked by compare operation. If A-B is performe for two unsigned binary numbers, relative magnitudes of A and B can be determined from the values transferred tothe C and Z bits. If Z=1,we knows that A=B, since A-B=0. If Z=0, then we know that A is not equal to B.

INTER REGISTER TRANSFER

Computer registers are designated by capital letters (sometimes followed by numeral denote the function of the register. [Example: R1 - Processor Register, MAR - Memory Ad Register (holds an address for a memory unit), PC - Program Counter, R1 - Intraction Reg StR: Status Register]. The cells or flipflops of n-sht register are numbered in sequence from (from 10 n-st) stating either from left or from right

- Us = 1) starting either from left or from right

 The register on the represented in 4 ways:

 Rectangular box with name of the register inside,

 The individual cells is assigned a letter with a subscript number,

 The manifering of cells from right to letter with a subscript number,

 1 fob tregister is partitioned into 2 parts. John 1 to 3 are assigned the letter L(for low) and bits 9 to 16 are assigned the letter (Iffor high)



DECLARE REGISTER A(8), MBR(12), PC(16) DECLARE SUBREGISTER PC(L) = PC(1-8), PC(H) = PC(9-16). Information transfer from one register to another is described by a replacement operator: $A \leftarrow B$. This statement denotes a transfer of the content of register B into register A and this transfer happens in one clock cycle. After the operation, the content of the B (source) does not



What is Memory Transfer in Computer Architecture?

The transfer of data from a memory word to the external environment is known as a re-operation. The read operation in memory brandle is represented as the transfer of data from the address register (AR) with the selected word M for the memory into the memory buffer regist (MRR).

[AR]M MBR=Read Operation

The control signal of the read operation starts the read operation. The read operations the data transfer from the chosen memory register M into the MBR. generates the data transfer from the chosen memory register M into the MBIR.


The transfer of new data to be saved into the memory is known as the write oper memory transfer in the write operation is described as the transfer of data from the mer register (MBIR) to the address register (AR) with the chosen word M for the memory.

ine control signal of the write operation starts the write operation. The write operation statement generates the data transfer from the MBR into the chosen memory register through the address shows in the memory M [AR].

It can achieve through a read or write operation, first, the memory register (M) should be selected

The figure shows the memory transfer representation. It demonstrates that the memor transfer the data from the memory address register and memory buffer register to imple and write operations in the memory transfer.


ons in the memory transfer. Memory Transfer Representation



Algorithm & Flowchart for Booth Multipli

- pare Q_n and Q_{n+1} and perform the following
- 11-> No arithmetic operation
- ASHR- Arithmetic Shift right AC,QR
 Decrement SC by 1

The final product will be store in AC, QR



Longus tom.

1. Design the arithmetic section independent of the logic section.

2. Determine the logic operations obtained from the arithmetic circuit in step 1, assured that the input carries to all stages are received to the stage of th

The final ALU is shown in figure below Only the first two stages are drawn, but the diagram can be easily extended to more stages. The inputs to each full-adder circuit are specified by the Boolean functions:

The Booth Algorithm

Multiplicand is placed in BR and Multiplier in QR
 Accumulator register AC, Q_{rel} are initialized to 0
 Sequence counter SC is initialized to n (numbo bits).
 Compare O. 2^{nd O}

01 -> AC=AC+BR 10 -> AC=AC+BR'+1

00 -> No arithmetic operatio

