







S No	Gate	Symbol	Input		Output
			A	B	C
1.	NAND IC 7400		0	0	1
			0	1	1
			1	0	1
			1	1	0
2.	NOR IC 7402		0	0	1
			0	1	0
			1	0	0
			1	1	0
3.	AND IC 7408		0	0	0
			0	1	0
			1	0	0
			1	1	1
4.	OR IC 7432		0	0	0
			0	1	1
			1	0	1
			1	1	1
5.	NOT IC 7404		0	-	1
			1	-	0
			-	-	-
			-	-	-
6.	Ex OR 7486		0	0	0
			0	1	1
			1	0	1
			1	1	0

Realization of Functions Using Basic and Universal Gates (SOP and POS Forms)

AIM

- To study & verify truth table of basic gates
- To simplify the given expression & to realize it using basic gates, NAND gate and NOR gate

$$f = \sum m(2, 6, 8, 9, 10, 11, 14)$$

$$f = \prod M(3, 6, 7)$$

COMPONENTS REQUIRED

Logic Gates (IC), trainer kit, Connecting patch cords.
IC 7400, IC 7408, IC 7432, IC 7486, IC 7404, IC 7410
IC 7411, IC 7402

THEORY

The basic logic gates are the building blocks of more complex logic circuits. These logic gates perform the basic Boolean functions, such as AND, OR, NAND, NOR, Inversion, Exclusive-OR, Exclusive-NOR. Fig below shows the circuit symbol, Boolean function, and truth table. Each gate has one or two binary inputs A & B and one binary output C. The small circles on the output of the circuit symbols designate the logic complement. The AND, OR, NAND and NOR gates can be extended to have more than two inputs.

SOP: $F(A,B,C,D) = \sum m(2,6,8,9,10,11,14)$

POS: $F(A,B,C) = \prod (3,6,7)$

Truth Table for SOP

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

K Map

AB \ CD	00	01	11	10
00				1
01				1
11				1
10	1	1	1	1

$F = A\bar{B} + C\bar{D}$

Truth Table for POS

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

K Map

AB \ C	0	1
0		0
1		0 0

$F = (A+B) \cdot (B+C)$

Expt. No. 1

Page No. 2

A gate can be extended to have multiple inputs if the binary operation it represents is commutative and associative.

These basic logic gates are implemented as small scale integrated circuits (SSICs) or as part of more complex medium scale (MSI) or very large-scale (VLSI) integrated circuits. Digital IC gates are classified not only by their logic operation, but also the specific logic circuit family to which they belong. Each logic family has its own basic electronic circuit upon which more complex digital circuits and functions are developed. The following logic families are the most frequently used.

TTL - Transistor-Transistor Logic

ECL - Emitter-Coupled Logic

MOS - Metal-Oxide Semiconductor


CMOS - Complementary Metal-Oxide Semiconductor

TTL and ECL are based upon bipolar transistors. TTL has a well established popularity among logic families. ECL is used only in systems requiring high-speed operation. MOS and CMOS are based on field effect transistors. They are widely used in large scale integrated circuits because of their high component density and relatively low power consumption. CMOS logic consumes far less power than MOS logic. There are various commercial integrated circuit chips available. TTL ICs are usually distinguished by numerical designation as the 5400 and 7400 series.


Teacher's Signature

SOP Circuit


i) Using Basic Gates



ii) Using NAND Gates



iii) Using NOR Gates



Expt. No. 1

Page No. 3

PROCEDURE

1. Check the components for their working.
2. Insert the appropriate IC into the IC base.
3. Make connections as shown in the circuit diagram.
4. Provide the input data via the input switches and observe the output on output LED.

REALIZATION OF BOOLEAN EXPRESSION

Canonical Forms (Normal Forms): Any Boolean function can be written in disjunctive normal form (sum of min-terms) or conjunctive normal form (product of max-terms).


A boolean function can be represented by a Karnaugh map in which each cell corresponds to a minterm. The cells are arranged in such a way that any two immediately adjacent cells corresponds to two minterms of distance 1. There is more than one way to construct a map with this property.

$$\text{SOP: } F(A, B, C, D) = \sum m(2, 6, 8, 9, 10, 11, 14) \\ = AB + CD$$


$$\text{POS: } F(A, B, C) = \prod (3, 6, 7) \\ = (B + C) \cdot (\bar{A} + B)$$

Teacher's Signature


i) Using Basic Gates



ii) Using NAND Gates



iii) Using NOR Gates



• Implementing the boolean functions using NAND gate

SOP : $f = \overline{AB} + \overline{CD}$ Taking Double Complement
 $f = \overline{(\overline{AB} + \overline{CD})}$ Demorgans Law

$f = \underline{\underline{(\overline{AB})(\overline{CD})}}$

POS : $F = (B + \overline{C}) \cdot (\overline{A} + \overline{B})$ Taking Double Complement
 $F = \overline{(\overline{B + \overline{C}})(\overline{\overline{A} + \overline{B}})}$ Demorgans Law
 $F = \overline{(\overline{B} + C)(A + B)}$

$F = \underline{\underline{(\overline{AB})(\overline{BC})}}$

• Implementing the boolean functions using NOR gates






SOP : $f = \overline{AB} + \overline{CD}$
 $f = \overline{(\overline{AB} + \overline{CD})}$ Taking Double complement
 $f = \overline{(\overline{AB})(\overline{CD})}$ Demorgans Law

$f = \underline{\underline{(\overline{A+B})(\overline{C+D})}}$

POS : $F = (\overline{A+B})(\overline{B+C})$ Taking Double Complement
 $F = \overline{(\overline{\overline{A+B}})(\overline{\overline{B+C}})}$ Demorgans Law

$F = \underline{\underline{(\overline{A+B})(\overline{B+C})}}$

IC Pinouts



Expt. No. 1

Date _____
Page No. 5

RESULT

Realised :

1. SOP and POS functions using basic and Universal gates
2. Verified the truth table of basic logic gates

Teacher's Signature _____

• Half Adder

Truth Table


Input		Output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean Function


$$S = A \oplus B$$

$$C = AB$$

i) Using Basic Gates



ii) Using NAND Gates



• Full Adder

Truth Table

Input			Output		
A	B	C _{in}	S	C	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

K Map

A \ BC _{in}	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + AB\bar{C}_{in}$$

$$S = C_{in}(A \oplus B)$$

$$C = AB + C_{in}A + C_{in}B$$

Address and Subtraction

AIM

- i) To realize half adder, full adder, half subtractor and full subtractor using basic gates & universal gates
- ii) To design and set up 4 bit binary parallel adder/subtractor circuit using IC 7483 chip

COMPONENTS REQUIRED

IC trainer kit, Patch Cords, IC 7483, IC 7486, IC 7400, IC 7408, IC 7432,

THEORY

Half Adder: A combinational logic circuit that performs the addition of two data bits A and B, is called a half adder.


Addition will result in two output bits; one which is the sum bit S and the other is the carry bit C. The Boolean function describing the half adder are:

$$S = A \oplus B$$


$$C = AB$$

Full Adder: The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits A and B and a carry-in bit C_{in} is called a full-adder. The Boolean function describing the

i) Using Basic Gates



ii) Using NAND Gates



• Half-Adder

Truth Table


Input		Output	
A	B	D	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean Function


$$D = A \oplus B$$

$$Carry = AB$$

i) Using Basic Gates



ii) Using NAND Gates



Expt. No.

2

Date

Page No.

7

Full-adder core:

$$S = (A \oplus B) \oplus C_{in}$$

$$C = AB + C_{in}(A \oplus B)$$

Half Subtractor: Subtracting a single-bit binary value B from another value A produces a difference D and a borrow B_{out}. This operation is called half subtraction and the circuit to realize it is called a half subtractor. The Boolean function describing the half-subtractor core:

$$D = A \oplus B$$

$$B_{out} = AB$$

Full Subtractor: Subtracting two single-bit binary values, B, C_{in} from a single bit value A produces a difference D and a borrow out B_{out}.

$$D = (A \oplus B) \oplus B_{in}$$

$$B_{out} = AB + B_{in}(A \oplus B)$$

4 Bit Binary Adder: It is a circuit that produces the sum of two binary numbers of 4 bit. It can be constructed with full-adder connected with output carry.

For eg: $7 + 2 = 9$

7 realizes as

$A = A_3 A_2 A_1 A_0$
0 1 1 1

2 realizes as

$B = B_3 B_2 B_1 B_0$
0 0 1 0

Sum = 1 0 0 1

Teacher's Signature

Truth Table

K Map

	00	01	11	0
0		1		1
1	1		1	

$$D = A \oplus B + B_{in}$$

A B Bin

	00	01	11	10
0		1	1	1
1			1	


$$B_{out} = \bar{A}B + B_{in}(A \oplus B)$$

11) Using NAND Gates


Expt. No. 2

4 Bit BCD Adder :

IC 7483 Pin Diagram



Adder Circuit



4 Bit BCD Adder

BCD				Carry
S ₃	S ₂	S ₁	S ₀	
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

K Map for Correction Circuit

S ₃ S ₂	S ₁ S ₀			
	00	01	11	10
00				
01				
11	1	1	1	1
10			1	1

$$Y = S_3 S_2 + S_3 S_1 + \text{Carry}$$

Expt. No. 2

Date

Page No. 9

PROCEDURE


i) For Adders & Subtractors

1. Check the components for their working.
2. Insert the appropriate IC into the IC base.
3. Make connections as shown in the circuit diagram.
4. Provide the input data via the input switches and observe the output on output LED.

ii) For the 4 Bit BCD Adders & Subtractors

1. Check the components for their working.
2. Insert appropriate IC into their IC base.
3. Make connections as shown in the circuit diagram.
4. Verify the Truth Table and observe the outputs.

Teacher's Signature



Verification Table

i) 4 Bit Adder/Subtractor

Mode	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	Cout	S ₃	S ₂	S ₁	S ₀
0	1	0	0	1	1	0	0	1	1	0	0	1	0
0	1	1	0	1	0	0	1	1	1	0	0	0	0
0	1	0	0	0	0	0	1	0	0	1	0	1	0
1	1	0	0	0	0	0	1	1	1	0	1	0	1
1	0	1	0	1	0	0	1	0	1	0	0	1	1
1	0	1	0	1	1	0	0	0	1	1	0	1	1

ii) BCD Adder

A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	Cout	S ₃	S ₂	S ₁	S ₀
0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	0	0	1	1	0
1	0	0	1	1	0	0	1	1	1	0	0	0

RESULT

Realized and verified the Truth Table for

i) half-adder, full-adder, half-subtractor and full-subtractor

ii) verified the working of IC 7483 as adder & subtractor of 4 bits & as BCD adder with the help of verification table.