Expt. No. _____ Page No. ____

Realization of Functions Using Basic and Universal Creates (SOP and POS Forms)

AIM

1. To study & wrifty truth table of book gates
2. To simplicy the given expression & to realize it using basic gates, NAND gate and NOR gates

 $f = \sigma m(2,6,8,9,10,11,14)$ f = J M(3,6,7)

COMPONENTS REQUIRED

Logic (nato (IC), tramon kit, Connecting patch conds.
IC7400, IC7408, IC, 7432, IC7486, IC7404, IC7410
IC7411, IC7402

THEORY

Teacher's Signature

POS: F(A,B,C) = 17 (3,6,7)

Truth Table for SOP Truth Table for POS


A	В	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	(1,0
1	0	0	0
1	0	1	0
31.3	1	0	1
110	11	T	1

K Mas

ABC				S+BA	A+E
		(0)		2+8+4	A+B
		0	0	2+2	A+

F = (A+B) (B+Z)

K Mab



 $F = A \overline{B} + C \overline{D}$


Expt. No. Page No. 2 A gate can be extended to have multiple injects if the longer deviden it subserves is commutative and associative.

These basic logic gates and implemented as small scale interacted concerts (SSICS) or as part of more complex medium scale (MSI) or way large- scale (VISI) integrated concents. Depth IC gotte are classified not only by their logic oboration, but also the Specific logic coicuit printy to which they solong Each logic Jamily has its own basic electronic corain upon which more complex digital coraits and functions are developed The following Topic panilies are the most forequently used

TTL - Transistor-Transistor Logic ECL - Emitter - Coupled Logic MOS - Metal - Oxide Samiconductor CMOS - Complementary Metal-Oxido Sanucanductor

TTL and ECL are based whon bipolar transistors. ITL has a will aillished popularity among logic families ECL is used only in gustome requiring high-speed operation. Mos and Mos, are based on field effect fromaistors. They are widely used in logo scale integrated circuits because of their high component density and Irelatingly low powers consumption. CMOS logic consumes for les powers than MOS logic. There are viorious commercial integrated corant chips available ITL ICs are wouldy distinguished by rumprical designation as the 5400 and 7400 series.

Teacher's Signature



Expt. No.

PROCEDURE

1. Check the combonents for their working.

2. Invest the appropriate IC into the IC base.

3. Make connections as shown in the circuit diagram

4. Provide the inkut data win the input countries and describe the pulpet on outbut LED.

REALIZATION OF BOOLEAN EXPRESSION


Canonical Forms (Normal Forms): Any Boolean Junction can be written in disjunction normal John (Sum of min-terms) or conjunctive normal John (product of max-terms).

A bodien function can be trebresonted by a Karnaugh makin which each cell corresponds to a minterin. The cells are arranged in such a way that any two immediately adjaint cells corresponds to two minterins of distance I. There is more than one way to construct a map with this proboty.


SOP: f(A,B,C,D) = o m (2,6,8,9,10,11,14) = AB+CD

POS: $f(A_1B_1C) = JJ(3_16_1T)$ = $(B+\overline{C}) \cdot (\bar{A}+\bar{B})$

Teacher's Signature




IC Pinouts





Expt. No.	Page No5
RESULT	
Roulised:	
r. SOP and POS Junctions wing	y basic and Uniworsal gales
2. Vorified the truth table of k	nsix logic gates
A 3 1284 A 18 A	14 10 10 10 10 10 10 10 10 10 10 10 10 10
	-110 07.00
Tea	cher's Signature


rt. No 2	Page No6
Addone and Subtract	ión.
AIM	
i) To sunline half addon, full a full subtractor using basic.	ddor, half subtractor and gates & universal gates
") To design and sot up 4 bit circuit using IC7483 ch	binary provable addon/subtrador
COMPONENTS REQUIRED	
IC trainer kit., Patch Chards, I IC 7432,	C7483, IC7486, IC7400, IC7408
THEORY	
Half Addor: A combinational legal addition of two datas bit. A and E Addition will brownly in two output and the albor is the correy but C. the half addor one:	s, is called a half adder. bits; one which is the sum bits
$S = A \oplus B$	= AB
Full Addor: The half-addor doesn't premious stage into account. The stage is called caray-in but. A adds two data bute A and B as a full-addor. The Boolean fund	s coopy but forom its provious combinational logic circuit that a coopy in but cin is called
T	eacher's Signature

Date 15 2 2023









Voulucation Table

i) 4 Bit Addon/Subtraction

Mode	A3	A2	Aı	Ao	Ba	B2	Bi	Bo	Cart	53	52	Si	So
												0	1

ii) BCD Addon

As.	Az	Aı	Ao	B ₃	Bz	Bi	Bo	Conf	5	52	S	C
								0	0	0	0	20
										1.	0	
									0			