	Date
Expt. No	Page No
EXPERIMENT NO	1 1
FAMILIARIZATION OF L REALISATION OF FUNC	JIONS USING
UNIVERSAL GATES (SC	OP AND POS FORMS)
AIM	
a) To study and verify the gates b) To simplify the given exprusing Basic gates and	e touth table of logic
b) to simplify the given exps	reserver and to realize it
using Basic gates and	universal gates.
COMPONENTS USED	
· Logic gates (10) trainer kit	
· Connecting patch cords	
16 7486	167406, 167402, 167404,
THEORY	
Building the Liscuit	<u> </u>
Thoroughout these experiments	we will use TTE chips to
build circuits. The steps for	wing a circuit should be
completed in the order	described below:
the power off before	you build anything
wall sure the power is on	be too you anothing
connect the 3V and ground	loads of porces supply to
The power and ground bus	steips on your breadboard
breathered Dis you wil	I be using into the
4. Plug the chips you will breadboard. Point all chi	128 in same direction with
	The state of the s

Teacher's Signature

	Date
Expt. No	Page No
pin 1 at upper left corner	
5 Connect 5V and GND pin	s of each chip to the
power and ground bus	strips on the breadboard
6. Select a connection on	usur schemotic and
place a piece of hooks	is wire between
corresponding pins of e	. 1
breadboard. It is better	
connections before the	onger ones. Mark each
connection again at a	
7. Get one of your group	
connections, before you	
8. If an eggo is made a	
you, then the power on	. /
immediately before you	
circuit.	V
9. At the end of Laboratore	session, collect your
hook-up wives, chips	
gretion them to the	demonstrator
10 Tidy the area that yo	n working -
The basic logic gates are	the building blocks of
more complex logic ci	cuits. Those logic gates
perform the basic boolea	o functions such as
AND, OR, NAND and NOR,	Inversion Exclusive - DR
Eacheine - NOR, Boolean +	unctions The small circle
on the output of the co	went symbol alsignate
the logic complement. The	AND, OR, NAND and NOR
gates can be extented to	have more than two
input. A gate can be	extended to have
	Teacher's Signature:
	Teacher's Signature:

	Date
Expt. No	Page No
nultiple inputs if the binary represents is commutative and	operation it
These basic logic gates are in scale integrated circuits (SS some complex medicin scale (SC scale (VLSI) integrated circ are classified not only by the but also the specific logic-circuit they belong Each logic family electronic circuit upon which digital circuits and functions following logic families are r	MSI) or very large uits Digital ICs is logic operation, family to which has its own basic more complex are developed. The
TTL - Transistor - transistor Log ECL - Emitter - coupled logic	ic
MOS - Metal - oxade semi cond	
CMOS - Complementary metal ox	
J	
TTL and ECL are based upor	s bipolar transistors.
TTL and ECL are based upor TTL has a well established	popularity among
logic families. ECL is used o	nly in systems
requiring high - speed operation are based on field-effect trau	MOS and MOS
are based on field-effect trans	usistors. They are
widely used in large scale i	ntegrated circuits
lecause of their component de	susity and relatively
low power consumption. CMOS	Logic Consumos faz
less power than Mos logic. The	eri are various
less power than Mos logic. The commercial integrated circuit of	hips available TTL
U	v
Teacher'	s Signature :

			Da	ate				
xpt. N	lo	••••	Page No					
l.	cs are as 5406	distinguished and 7400	by nume series.	n Cal	design	ations		
	Oppenin	Е						
	PROCEDUR		for the					
2.	Insect to.	components	10% their	H 16	3			
2.	Make con	appropriale	(C into)	the IC	base	t diama		
3	Danido f	medions as	shown in	1 int	a. ital	108 and		
		the input dat		,	5 WILL	and and		
C	IN OUT IN	ic output or	comput LE	-	-	Output		
SNO	GATE	SYMBOL	,	Inpu	В	C		
1.	NANDIC		C = A B	0	0	1		
	7400	8		0	1	1		
					0	1		
				1	1	0		
2.	NOR IC	A 50-	C = Ā+B	0	0	1		
	7402	B-E		0	l	0		
				ı	0	0		
				l	l	0		
3 ·	ANDIC	A	_ C=AB	0	0	0		
	7408	B		0	-	Ŏ		
				6	0	6		
				l	t	1		
4.	ORIC	A-5	C=A+B	0	0	0		
·	7432	В		0	(1		
				l	0	1		
			_	ι	t	1		
5.	NOT IC	A	C=A	l	-	0		
	7486			0	-	1		
						.7		
			Teacher's	Signatur	e :			

Page No.....

Expt. No.....

SOP Expression Realization

Tom	in t	able	1	OUTPUT
	INP	YTS .	1	
A	Ps	C	D	Ø
0	0	0	0	0
0	0	0	1	0
0	0	(0	
0	0	(1	0
0	1	0	- 0	: 0
0	1	0	1	O
0	1	1	0	1
0	(١	(0
1	0	0	0	1
1	0	0	(1
1	0	(0	1
1	0	1	(1
1	1	0	0	0
1	1	0	ţ	0
1	1	1	0	
1	1	1	1	0

$$Y = \overline{ABCD} + \overline{ABCD} +$$

K-MAP REALIZATION

2.4	the second second		
05	Ĉ D	CD	<u> </u>
			T
			1
			1
a	1	1	1

				Date	
Expt. N	lo	•••••	Р		
6	7486 EV 2014	A	0	0	0
	EX-ORIC	B C=AB+AB	0	1	J
			1	0	J
			1	1	0
V	anonical can be u	Forms (Normal forms viitten in disjunctive terms).): Any	al form	an function of
	a minter Day that Correspond	function can be map in which m The Cells or any two immes to two minterms on one way to cor	each ve arr diately s of	cell co ranged adjo distano	in such a acent cells
k	Car naugh	Map			
:	Jon a 1	function of two vas	iables	, say, f	(2,4)
	on a fur	f(0,0) $f(0,0)f(0,1)$ $f(1,1)action of three variables x'y' x'y x'y$	iables, s	say, f (zy' f(1,0,0)	x,y,z)
		Tea	acher's Sig	gnature :	

2005 \$ 300

A DE SECON ES SECONOS SE

AND BOOK BOA

THE GLOOP THE STOOM OF

THE ST WOOD IS NOW

THE SUCIAL RY GOODIN WE


to a and


See Store

The Store of

The Carry

Page No.....





						Date
Exp	ot. No				Page	No
	For a	function	of fo	our varial	ble fra	14.2)
		w'x'	w'z	wx	wx'	Q' /
	3/21	0	4	12	8	
		0	5	13	9	
	y z	ع 3	7	15	11	
-	yz'	2	6	14	10	4
	0 0: 1				<i>(</i>	:
-				Expression	(SOP)	
-		BCD +				
	1 - A	3 CD +	ABCD -	+ ABCD +		$-AB\overline{C}\overline{D} + AB\overline{C}\overline{D}$
_	Simil	ified on	that a ski a a			1BCD
	Smy	Y =	AB +	<u>.</u>		
	To	neppeser	t using	NAND	gate	
			·	-		
	`	Y = (AB	+cD)	$=(\overline{(AB)})$	(cō))	
	To	grepnescu	t using	NOR ga	te	
			V			
-		Y = (AB	+ cō) =	$= (\overline{AB}) (\overline{C})$	(6)	
-		= (A	+ B) + (C+D)		
-	,					
-						
-						
-	-					
+						
-						

Teacher's Signature:....

And the order

A BUDIEN ST BUCH

SOUTH TO STORY OF THE STORY OF

יי בי פעטועה בי פעטייי

ONDIAN ST

OUDING STORY

T anolun T

S OLDING.

ALL CALLED

Page No....

POS Expression Realization

•	Touth	tuble.		
		INPUTS		OWTPUT
	A	8	C	
	0	0	0	0
	0	0	1	. 0
A STATE OF THE OWNER,	0	1	0	0
Elements of the	0	(1 .	1
Manufacture of	l	0	0	0
THE PERSON NAMED IN	l	O	1	()
A CONTRACTOR	1	l	0	1
-		(1	

-	B+C	BHC	B+C	BE
Ā			0	
A			0	0
		-		

$$Y = (\bar{B} + \bar{c}) (\bar{A} + \bar{B})$$

Basic
Using Universal Gales

A 7406

B 7432

7432

D	at	e.										

Page No.....

Realization of POS Expression.

$$f(A,B,C) = \pi(3,6,7)$$

$$Y = (\bar{B} + \bar{c}) (\bar{A} + \bar{B})$$

To 96 implement using NAND gate $Y = \left[\left(\overline{A} + \overline{B} \right) \left(\overline{B} + \overline{c} \right) \right]' \right]'$

$$= \left(\overline{(A+B)} + \overline{(B+C)}\right)$$

$$=$$
 $(AB + BC)$

$$=$$
 $\overline{(AB)}\overline{(BC)}$

To implement using NOR gate

$$Y = (\overline{A} + \overline{B})(\overline{B} + \overline{c})$$

$$= \left(\overline{A} + \overline{B}\right) + \left(\overline{B} + \overline{c}\right)$$

RESULT

Familiarized with various logic gates Simplified and verified the Booloan function using basic and universal gates

Teacher's Signature:

Acres 4					
1 3	7	*	0		
	a	Ł	C		

Page No.....

