


## LOGIC DIAGRAM



BINARY	GRAY
$B_3, B_2, B_1, B_0$	$G_3, G_2, G_1, G_0$
0 0 0 0	0 0 0 0
0 0 0 1	0 0 0 1
0 0 1 0	0 0 1 1
0 0 1 1	0 0 1 0
0 1 0 0	0 1 1 0
0 1 0 1	0 1 1 1
0 1 1 0	0 1 0 1
0 1 1 1	0 1 0 0
1 0 0 0	1 1 0 0
1 0 0 1	1 1 0 1
1 0 1 0	1 1 1 1
1 0 1 1	1 1 1 0
1 1 0 0	1 0 1 0
1 1 0 1	1 0 1 1
1 1 1 0	1 0 0 1
1 1 1 1	1 0 0 0

## EXPERIMENT No. 2

## BINARY TO GRAY CODE

AIM: To design and implement binary to Gray code and BCD to Excess 3 code converters.

COMPONENTS REQUIRED: IC 7400, IC 7486, IC 7408, Patch cords and IC Trainer kit.

## THEORY

Gray code system is a binary number system in which every successive pair of numbers differ in only one bit. It is used in applications in which the normal sequence of binary numbers generated by the hardware may produce an error or ambiguity during the transition from one number to the next.

## CONVERTING BINARY TO GRAY CODE


Let  $B_3, B_2, B_1, B_0$  be the bits representing the binary numbers where  $B_0$  is the LSB and  $B_3$  is the MSB and let  $G_3, G_2, G_1$  and  $G_0$  be the bits representing the Gray code of binary numbers where  $G_0$  is the LSB and  $G_3$  is the MSB.

The truth table is shown on the left. To find the corresponding digital circuit we will use K-map technique for each of the Gray code bits as output with all the binary bits as input.

Teacher's Signature

B CD (8421)	EXCESS-3
$B_3 B_2 B_1 B_0$	$E_3 E_2 E_1 E_0$
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0





LOGIC DIAGRAM



Expt. No. 2

Date / /

Page No. 4



Corresponding minimized boolean expressions for gray code bits

$$E_0 = B_1 B_0 + B_0 B_1 = B_0 \oplus B_1$$

$$E_1 = B_2 B_1 + B_1 B_2 = B_1 \oplus B_2$$

$$E_2 = B_2 B_1 + B_1 B_2 = B_2 \oplus B_3$$

$$E_3 = B_3$$

B CD (8421) to Excess 3 code

THEORY

Excess 3 code is an unweighted self complementary BCD code. Self complementary property means that the 1's complement of an excess 3 code number is the 9's complement of corresponding decimal number. This property is useful since a decimal number can be 10's complemented (for subtraction) as easily as a binary number.

Teacher's Signature

number can be only complemented - just by inverting all bits

### CONVERTING BCD (8421) TO EXCESS-3 CODE

As it is clear by the name, a BCD digit can be converted into corresponding Excess 3 code by simply adding 3 to its bit. Since we have only 10 digits (0 to 9) in decimal we don't care about the rest and mark them with a cross (X). Let  $B_3, B_2, B_1, B_0$  be the bits representing the binary numbers where  $B_3$  is MSB and  $B_0$  is LSB. Let  $E_3, E_2, E_1, E_0$  be the bits representing the excess-3 code where  $E_3$  is MSB and  $E_0$  is LSB. The truth table is given in the left, BCD numbers greater than 9 have been excluded (since don't care).

To find corresponding digital circuit we use

$B_3 B_2$	00	01	11	10	$E_3$
00	1				1
01	1				1
11	X	X	X	X	
10	1		X	X	

$B_3 B_2$	00	01	11	10	$E_2$
00	1		1		
01	1		1		
11	X	X	X	X	
10	1		X	X	

$B_3 B_2$	00	01	11	10	$E_1$
00		1	1	1	
01	1				
11	X	X	X	X	
10		1	X	X	

$B_3 B_2$	00	01	11	10	$E_0$
00					
01		1	1	1	
11	X	X	X	X	
10	1	1	X	X	

$$E_0 = B_0$$

$$E_1 = \bar{B}_1 \bar{B}_0 + B_1 B_0 = B_1 \oplus B_0 = \overline{B_1 \oplus B_0}$$

$$E_2 = B_2 \bar{B}_1 \bar{B}_0 + \bar{B}_2 B_1 B_0 + \bar{B}_2 B_1$$

$$= B_2 (\bar{B}_1 + B_0) + \bar{B}_2 (B_0 + B_1)$$

DeMorgan's Law  
Distributive Law

$$= B_2 \oplus (B_1 + B_0)$$

Teacher's Signature \_\_\_\_\_

$$\begin{aligned} C_3 &= B_3 + B_2 B_0 + B_2 B_1 \\ &= B_3 + B_2 (B_1 + B_0) \end{aligned}$$

#### PROCEDURE:

Check all the components for their working

Insert the appropriate IC into the IC base.

Make connections as shown in circuit diagram.

Verify the truth table and observe the outputs.

#### RESULT:

Binary to gray code conversion and BCD to excess-3 code conversion verified.

Teacher's Signature \_\_\_\_\_



# EXPERIMENT-4

## MULTIPLEXERS AND DEMULTIPLEXERS


AIM: To realise multiplexers and demultiplexers using gates

COMPONENTS REQUIRED: IC 7411, IC 7432, IC 7404, Patch cords, IC trainer kit

### THEORY

Multiplexers are very useful components in digital systems. They transfer a large no. of information units over a smaller no. of channels (usually one channel) under the control of selection signals. Multiplexer means many to one. A multiplexer is a circuit with many inputs but only one output. By using control signals (select lines) we can select any input to the output. Multiplexer is also called data selector because the output bit depends on the selected data bit that is selected. The general multiplexer circuit has  $2^n$  input signals,  $n$  control / select signals and 1 output signal.



4-1 MUX



Truth Table


S <sub>1</sub>	S <sub>0</sub>	Y
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

Teacher's Signature



$$Y = \bar{S}_1 \bar{S}_0 T_0 + \bar{S}_1 S_0 T_1 + S_1 \bar{S}_0 T_2 + S_1 S_0 T_3$$

1:4 DEMUX



TRUTH TABLE

I	S <sub>1</sub>	S <sub>0</sub>	T	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
1	0	0	1	1	0	0	0
1	0	1	1	0	1	0	0
1	1	0	1	0	0	1	0
1	1	1	1	0	0	0	1
0	X	X	0	X	X	X	X


$$Y_0 = \bar{S}_1 \bar{S}_0 I$$

$$Y_1 = \bar{S}_1 S_0 I$$

$$Y_2 = S_1 \bar{S}_0 I$$

$$Y_3 = S_1 S_0 I$$


FAMILIARIZATION OF 8:1 MUX



S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	D <sub>0</sub>
0	0	1	D <sub>1</sub>
0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>


Teacher's Signature

## HALF ADDER USING MUX



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

## REALIZATION OF 74154 DEMUX



STROBE	A	B	C	D	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	0	0	0	0	0	1	1	1	1	1	1	1
0	0	0	0	1	1	0	1	1	1	1	1	1
0	0	0	1	0	1	1	0	1	1	1	1	1
0	0	0	1	1	1	1	1	0	1	1	1	1
0	0	1	0	0	1	1	1	1	0	1	1	1
0	0	1	0	1	1	1	1	1	1	0	1	1
0	0	1	1	0	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1	0

Teacher's Signature



### PROCEDURE

- Check all the components for working.
- Insert IC and make connections as shown in the circuit diagram.

### RESULT:

Studied multiplexers and demultiplexers using gates 2 & 3.

Teacher's Signature \_\_\_\_\_