



Final project/RTL design: 1. Ultrasound based distance measure

Adam Alakeli

Table of Contents

01

Introduction

Description of Prototype

...

02

Design Steps

Steps to create system

...

03

Verilog Design & Testbench

Based on vector code

...


04

Waveforms simulator

Shows the state transition correctly


...






01


Introduction






- Objective: To create a synchronous sequential system using RTL (Register Transfer Level) design.
- Hardware: Utilize the Basys3 FPGA board.
- Inputs: Incorporate at least two different input methods (e.g., buttons, switches).
- Outputs: Implement at least two different output components, including a 7-segment display and an LED.
- Functionality: Develop a logic application that performs specific functions.


...





02

Design Steps



Inputs: B, S (1 bit each)
Outputs: L (bit), D (16 bits)
Local Registers: Dctr (16 bits)



Source: Digital Design



03

Verilog Design & TB



calcLaserD is the DUT

```
1  `timescale 1ns / 1ps
2
3  module calcLaserD(
4      input clk,
5      input reset,
6      input startBtn,
7      input stopBtn,
8      output reg [15:0] D, // OUTPUT D
9      output [3:0] an, // OUTPUT
10     output [6:0] seg
11 );
12
13     localparam [3:0] s0 = 0,
14                     s1 = 1,
15                     s2 = 2,
16                     s3 = 3,
17                     s4 = 4;
18
19     reg [3:0] State; // HLSM State
20     reg [15:0] Dctr; // HLSM VARIABLE
21 //     reg [15:0] D;
22     reg [3:0] hundreds;
23     reg [3:0] tens;
24     reg [3:0] ones;
25     reg [3:0] temp;
26     reg l;
27     wire second_elapsed;
28
29     disp_mux uut(.clk(clk), .reset(reset), .in2(hundreds), .in1(tens), .in0(ones), .an(an), .seg(seg));
30
31     second sec(.Y(second_elapsed), .clk(clk), .reset(stopBtn));
32
```





```

32 //Add N-bit register code for q_reg here:
33
34 always @(posedge clk) begin
35     if (reset) begin
36         // Reset logic
37         State <- s0;
38         l <= 0;
39         D <= 0;
40         Dctr <= 0;
41         hundreds <= 0;
42         tens <= 0;
43         ones <= 0;
44     end
45     else begin
46         case (State)
47             s0: begin
48                 State = s1;
49             end
50
51             s1: begin
52                 if (startBtn) begin
53                     State = s2;
54                 end
55                 else if (!startBtn) begin
56                     State = s1;
57                 end
58             end
59
60             s2: begin
61                 State = s3;
62             end
63
64             s3: begin
65                 if (stopBtn) begin // once sense laser
66                     State = s4;
67                 end
68                 else if (!stopBtn) begin
69                     State = s3;
70                 end

```




...



```
71 | end
72 |
73 | s4: begin
74 |     State = s1;
75 | end
76 |
77 | default: begin
78 |     State = s0;
79 | end
80 | endcase
81 | end
82 |
83 | case (State)
84 | s0: begin
85 |     l = 0;
86 |     D = 0;
87 |     Dctr = 0;
88 | end
89 |
90 | s1: begin
91 |     l = 0;
92 | end
93 |
94 | s2: begin
95 |     l = 1;
96 | end
97 |
98 | s3: begin
99 |     l = 0;
100 |     if (second_elapsed) begin
101 |         Dctr = Dctr + 1;
102 |     end
103 | end
104 |
```






```
86      D = 0;
87      Dctr = 0;
88  end
89
90  s1: begin
91      l = 0;
92  end
93
94  s2: begin
95      l = 1;
96  end
97
98  s3: begin
99      l = 0;
100     if (second_elapsed) begin
101         Dctr = Dctr + 1;
102     end
103 end
104
105 s4: begin
106     D = Dctr >> 1;
107     // Split D into hundred tens and ones
108     hundreds = D /100;
109     tens = (D-hundreds)/10;
110     ones = D-(100*hundreds)-(10*tens);
111 end
112
113 default: begin
114     l = 0;
115     D = 0;
116     Dctr = 0;
117 end
118 endcase
119
120 end
121
122
123 endmodule
124
```





Testbench

```
1  `timescale 1ns / 1ps
2
3  module calcLaserD_tb;
4
5      // Inputs
6      reg clk;
7      reg reset;
8      reg startBtn;
9      reg stopBtn;
10     reg [15:0] D;
11
12     // Outputs
13     wire [3:0] an;
14     wire [6:0] seg;
15
16     // Instantiate the Unit Under Test (UUT)
17     calcLaserD uut_tb(
18         .clk(clk),
19         .reset(reset),
20         .startBtn(startBtn),
21         .stopBtn(stopBtn),
22         .an(an), .seg(seg),
23         .D(D)
24     );
25
26     // Clock generation
27     initial begin
28         clk = 0;
29         forever #10 clk = ~clk; // Generate a clock with a period of 20ns
30     end
31
32     // Test procedure
33     initial begin
34         // Initialize Inputs
35         reset = 1;
36         startBtn = 0;
37         stopBtn = 0;
38     end
```





```
31
32 // Test procedure
33 initial begin
34     // Initialize Inputs
35     reset = 1;
36     startBtn = 0;
37     stopBtn = 0;
38
39     // Wait for global reset
40     #10;
41     reset = 0;
42
43     // Add stimulus here
44     // Example: simulate pressing start and stop buttons
45     #100;
46     startBtn = 1;
47     #200;
48     // Wait some time
49     #200;
50     stopBtn = 1;
51     #20;
52     stopBtn = 0;
53     #300;
54     reset = 1;
55     #100;
56     startBtn = 1;
57     #20;
58     stopBtn = 0;
59
60     // Add more tests as needed
61
62     // Finish the simulation
63     #500;
64     $finish;
65 end
66
67 endmodule
68
```





Video Time!



Thank You!

...

