

Final project/RTL design: 1. Ultrasound based distance measure

Adam Alakeli



Introduction Description of Prototype

Table of Contents




Design StepsSteps to create system



Verilog Design & Testbench
Based on vector code




Waveforms simulator
Shows the state transition
correctly





01 Introduction




- Objective: To create a synchronous sequential system using RTL (Register Transfer Level) design.
- Hardware: Utilize the Basys3 FPGA board.
- Inputs: Incorporate at least two different input methods (e.g., buttons, switches).
- Outputs: Implement at least two different output components, including a 7-segment display and an LED.
- Functionality: Develop a logic application that performs specific functions.







02 Design Steps






Make sure that you understand how to convert state diagram into Verilog code, see example below:





U3 Verilog Design & TB








calcLaserD is the DUT

```
'timescale lns / lps
 3 - module calcLaserD(
        input clk,
        input reset,
        input startBtn,
        input stopBtn,
        output reg [15:0] D, // OUTPUT D
        output [3:0] an, // OUTPUT
        output [6:0] seg
        );
        localparam [3:0] s0 = 0,
14
                         s1 - 1,
                         s2 = 2,
16
                         s3 = 3,
17
                         s4 = 4;
18
19
        reg [3:0] State;
                            // HLSM State
        reg [15:0] Dctr;
                            // HLSM VARIABLE
        reg [3:0] hundreds;
        reg [3:0] tens;
24
        reg [3:0] ones;
        reg [3:0] temp;
26
        reg 1;
27
        wire second elapsed;
28
29 :
        disp mux uut(.clk(clk), .reset(reset), .in2(hundreds), .in1(tens), .in0(ones), .an(an), .seg(seg));
        second sec(.Y(second elapsed), .clk(clk), .reset(stopBtn));
```

```
32 !
. . .
                   33 ;
                           //Add N-bit register code for q reg here:
                   34 ⊖
                           always @(posedge clk) begin
                   35 🖨
                               if (reset) begin
                   36
                                   // Reset logic
                   37
                                   State <- s0;
                   38
                                   1 <= 0;
                   39
                                   D <= 0;
                   40 :
                                   Dctr <= 0;
                   41 !
                                   hundreds <= 0;
                   42 ;
                                   tens <= 0;
                   43
                                   ones <- 0;
                   44 🖨
                               end
                   45 🕏
                               else begin
                   46 □
                                   case (State)
                   47 □
                                        s0: begin
                   48
                                           State = s1;
                   49 🖨
                                        end
                   50 !
                   51 ♥
                                        sl: begin
                                           if (startBtn) begin
                   53
                                               State - s2;
                   54 🖨
                                            end
                                           else if(!startBtn) begin
                   56
                                                State = s1;
                   57 🖒
                                            end
                   58 🖨
                                       end
                   59 !
                   60 ⊜
                                        s2: begin
                   61
                                           State - s3;
                   62 🖒
                                       end
                   63
                   64 ♀
                                        s3: begin
                   65 □
                                            if (stopBtn) begin // once sense laser
                   66
                                                State = s4;
                   67 🖨
                                            end
                   68 ₽
                                           else if (!stopBtn) begin
                   69 !
                                                State - s3;
                                            end
```








Testbench

```
timescale lns / lps
 3 □ module calcLaserD tb;
        // Inputs
        reg clk;
        reg reset;
        reg startBtn;
        reg stopBtn;
        reg [15:0] D;
        wire [3:0] an;
14
        wire [6:0] seq;
16 !
        // Instantiate the Unit Under Test (UUT)
        calcLaserD uut_tb(
18
            .clk(clk),
19
            .reset (reset),
            .startBtn(startBtn),
            .stopBtn(stopBtn),
            .an(an), .seg(seg),
            .D(D)
24
        );
26 :
        // Clock generation
        initial begin
28
            clk - 0;
29
            forever #10 clk = ~clk; // Generate a clock with a period of 20ns
        end
        // Test procedure
        initial begin
34 !
            reset = 1;
36
            startBtn = 0;
            stopBtn = 0;
38
```



```
// Test procedure
        initial begin
34
            // Initialize Inputs
            reset = 1;
36 !
            startBtn = 0;
37 ;
            stopBtn = 0;
39
            // Wait for global reset
40
            #10;
41
            reset = 0;
42 :
43 🖨
            // Add stimulus here
44 🖨
            // Example: simulate pressing start and stop buttons
45
            #100;
            startBtn - 1;
46 :
47
            #200;
48
            // Wait some time
49
            #200;
            stopBtn = 1;
            #20;
            stopBtn = 0;
            #300
54 !
            reset = 1;
            #100;
56
            startBtn = 1;
            #20;
58
            stopBtn - 0;
59 :
60 🖯
            // Add more tests as needed
61
62 🖨
            // Finish the simulation
63 !
            #500;
64 :
            $finish:
65
        end
66
67 🖨 endmodule
68 !
```

