

**Problem 1 on Recursion (24 points):** For the C function and assembly below, fill the table with as many rows as you can when **pcount\_r(5)** is called. Do not fill the columns with N/A. Write your answers in hexa. **Write values only. Do not write 0x.**

<pre> long pcount_r(unsigned long x) {     if (x == 0)         return 0;     else         return (x &amp; 1) + pcount_r(x &gt;&gt; 1); } </pre>	<pre> 120: pcount_r: 120:  movl    \$0, %eax 130:  testq   %rdi, %rdi 140:  je      .L6 150:  pushq   %rbx 160:  movq    %rdi, %rbx 170:  andl    \$1, %ebx 180:  shrq    %rdi 190:  call    pcount_r 1A0:  addq    %rbx, %rax 1B0:  popq    %rbx 1C0: .L6: 1C0:  rep; ret </pre>
---	---

stack address in hexa	stack value in hexa
0x80	N/A
0x78	<b>U</b>
0x70	<b>V</b>
0x68	<b>W</b>
0x60	<b>X</b>
0x58	<b>Y</b>
0x50	<b>Z</b>
0x48	
0x40	
0x38	
0x30	
0x28	

iteration	rsp in hexa	rbx in hex	rdi in hex	eax in hex
when entering	0x80	9	5	0
0		<b>A</b>		<b>M</b>
		<b>B</b>		
1		<b>C</b>		<b>N</b>
		<b>D</b>		
2		<b>E</b>		<b>O</b>
		<b>F</b>		
3		<b>G</b>		<b>P</b>
		<b>H</b>		
ret, pop		<b>I</b>		<b>Q</b>
ret, pop		<b>J</b>		<b>R</b>
ret, pop		<b>K</b>		<b>S</b>

**Problem 2 on Stack Overflow (22 points):** The C code shown below is compiled with and without *stack protector* to generate the assembly code listed below.

```


int len(char *s) { return strlen(s); }
void lptoa(char *s, long *p) {
    long val = *p;
    sprintf(s, "%ld", val);
}
int main() { longlen(INT_MAX-1); }

long longlen(long x) {
    long v;
    char buf[8];
    v = x;
    lptoa(buf, &v);
    return len(buf);
}

```

common code	
<b>len:</b> movl \$0, %eax movq \$-1, %rcx repnz scasb movq %rcx, %rax notq %rax subq \$1, %rax ret  <b>main:</b> subq \$8, %rsp movl \$2147483647, %edi call longlen movl \$0, %eax addq \$8, %rsp ret	<b>lptoa:</b> subq \$8, %rsp movq (%rsi), %rdx movl \$.LC0, %esi movl \$0, %eax call sprintf addq \$8, %rsp ret  <b>longlen:</b> subq \$48, %rsp movq %fs:48, %rax movq %rax, 24(%rsp) xorl %eax, %eax movq %rdi, 8(%rsp) leaq 8(%rsp), %rsi leaq 16(%rsp), %rdi call lptoa leaq 16(%rsp), %rdi call len movq 24(%rsp), %rdx xorq %fs:48, %rdx jne .L7 addq \$48, %rsp ret .L7: call __stack_chk_fail
<b>Without stack protector</b> <b>longlen:</b> subq \$32, %rsp movq %rdi, 8(%rsp) leaq 8(%rsp), %rsi movq %rsp, %rdi call lptoa movq %rsp, %rdi call len addq \$32, %rsp ret	<b>With stack protector</b>

Fill the table with appropriate values without and with stack protector. Leave the entries empty if not applicable.

	gcc flag	no stack protector	stack protector
len	assembly for allocating stack		N/A
	stack size in decimal		N/A
	assembly for freeing stack		N/A
lptoa	assembly for allocating stack		
	stack size in decimal		
	assembly for freeing stack		
	"char *s" address relative to rsp after entering lptoa		
	"long *p" address relative to rsp after entering lptoa		
	"val" address relative to rsp after entering lptoa		N/A
longlen	assembly for allocating stack		
	stack size in decimal		
	assembly for freeing stack		
	"x" address relative to rsp after entering longlen	N/A	N/A
	"v" address relative to rsp after entering longlen		
	"buf" address relative to rsp after entering longlen		
	canary register name	N/A	
	canary address relative to rsp	N/A	
	canary value	N/A	
	assembly for erasing canary value	N/A	
	assembly for canary cross check	N/A	

**Problem 3 on Variable Frame (24 points):** The code in (a) gives a function containing a variable-size array while the one in (b) shows portions of the code gcc generates for function vframe. Fill the table and answer the questions.

(a) C code	
<pre> long vframe(long n,long idx,long *q){     long i;     long *p[n];     p[0] = &amp;i;     for (i=1; i&lt;n; i++) p[i] = q;     return *p[idx]; } </pre>	
(b) Portions of generated assembly code	
<pre> long vframe(long n, long idx, long *q)     n in %rdi, idx in %rsi, q in %rdx     Only portions of code shown 1 vframe: 2     pushq %rbp                Save old %rbp 3     movq %rsp, %rbp          Set frame pointer 4     subq \$16, %rsp           Allocate space for i (%rsp = s1) 5     leaq 28(,%rdi,8), %rax 6     andq \$-16, %rax 7     subq %rax, %rsp           Allocate space for array p (%rsp = s2) 8     leaq 15(%rsp), %rax 9     shrq \$3, %rax 10    leaq 0(,%rax,8), %r8      Set %r8 to &amp;p[0] 11    movq %r8, %rcx           Set %rcx to &amp;p[0] (%rcx=p)     ...     Code for initialization loop     i in %rax and on stack, n in %rdi, p in %rcx, q in %rdx 12 .L3:                        loop: 13    movq %rdx, (%rcx,%rax,8)  Set p[i] to q 14    addq \$1, %rax             Increment i 15    movq %rax, -8(%rbp)       Store on stack 16 .L2: 17    movq -8(%rbp), %rax       Retrieve i from stack 18    cmpq %rdi, %rax           Compare i:n 19    jl .L3                   If &lt;, goto loop     ...     Code for function exit 20    leave                    Restore %rbp and %rsp 21    ret                      Return </pre>	

Write the answers in decimal, NOT in hexa decimal.

n	s1	s2	p	e1=s1-p	e2=p-s2
5	401	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>
6	403	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>

Line 6 indicates alignment by **I** by setting the lowest **J** bits to **K**.  
The code guarantees alignment by **L** for the values of s2 and p.


**Problem 4 on Sequential Computer (20 points):** For the instructions below, fill the table with a sequence of numbers necessary to execute each instruction. List numbers in the order in which they flow. Assume the PC is filled with a correct address for fetching. *Refer to the textbook and lecture notes for icode, ifun, and register assignment.*

Instruction	Fetch	Decode	Execute	Memory	Write Back
addq %rax,%rbx					
mrmovq 5(%rdx),%rax					
push %rax					
jne loop					
call func					

Assuming the following values, fill the table below with values. If not applicable, leave it blank. See the table attached for register assignment.

Memory addresses each are 8 bytes (64 bits). All instructions are at memory address 0x0000. memory 0x1000: 1 (64 bits) memory 0x2000: 2 (64 bits) memory 0x3000: 3 (64 bits) memory 0x4000: 4 (64 bits)	rax=1, rbx=2, rdx=0x1000, rsp=0x2000 loop is at 0x3000 func is at 0x4000 previous instructions resulted in greater than zero.
--	--


Instruction	icode	ifun	rA	rB	valC	valA	valB	dstE	dstM	srcA	valE	valM	Cnd
addq %rax,%rbx													
mrmovq 5(%rbx),%rax													
push %rax													
jmp loop													
call func													



**Problem 5 on Pipelined Computer with branch misprediction (26 points):** Fill the table with values in **hexa** when the instructions below are executed on the pipeline. Do not write 0x. *Refer to the textbook/lecture notes for icode, ifun, and register assignment.* Assume branch is always taken.

0x000: xorq %rax,%rax	0x017: nop
0x002: jne t # Not taken	0x018: halt
0x00b: irmovq \$1, %rax # Fall through	0x019: t: irmovq \$3, %rdx # Target (Should not execute)
0x015: nop	0x023: irmovq \$4, %rcx # Should not execute
0x016: nop	0x02d: irmovq \$5, %rdx # Should not execute

clock	1		2		3		4		5	
xor rax,rax	fetch		decode		execute		memory		writeback	
	predPC	A	icode	B	icode		icode		icode	
			ifun	C	ifun		Cnd		valE	
			rA	D	rA		valE		valM	
			rB	E	rB		valA		dstE	
			valC		valC		dstE		dstM	
			valP	F	valA	G	dstM			
					valB	H				
					dstE	I				
					dstM					
					srcA	J				
					srcB	K				
jne t			fetch		decode		execute		memory	
			predPC	Y	icode	L	icode		icode	
					ifun	M	ifun		Cnd	
					rA	N	rA		valE	
					rB	O	rB		valA	
					valC	P	valC		dstE	
					valP	Q	valA		dstM	
							valB			
							dstE	R		
							dstM			
							srcA			
							srcB			
Z					fetch		decode		execute	
					predPC		icode	S	icode	
							ifun	T	ifun	
							rA	U	rA	
							rB	V	rB	
							valC	W	valC	
							valP	X	valA	
									valB	
									dstE	
									dstM	
									srcA	
									srcB	





## Definition of Instructions

		ALU Op	reg to reg	imm to reg	load	store
		OPq rA, rB	rrmovq rA, rB	irmovq V, rB	mrmovq D(rB), rA	rmmovq rA, D(rB)
F	icode,ifun	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]
	rA,rB	rA:rB <- M1[PC+1]	rA:rB <- M1[PC+1]	rA:rB <- M1[PC+1]	rA:rB <- M1[PC+1]	rA:rB <- M1[PC+1]
	valC			valC <- M8[PC+2]	valC <- M8[PC+2]	valC <- M8[PC+2]
	valP	valP <- PC+2	valP <- PC+2	valP <- PC+10	valP <- PC+10	valP <- PC+10
D	valA, srcA	valA <- R[rA]	valA <- R[rA]			valA <- R[rA]
	valB, srcB	valB <- R[rB]			valB <- R[rB]	valB <- R[rB]
EX	valE	valE <- valB OP valA	valE <- 0 + valA	valE <- 0 + valC	valE <- valB + valC	valE <- valB + valC
	Cond code	Set CC				
M	valM				valM <- M8[valE]	M8[valE] <- valA
WB	dstE	R[rB] <- valE	R[rB] <- valE	R[rB] <- valE	R[rA] <- valM	
	dstM					
PC	PC	PC <- valP	PC <- valP	PC <- valP	PC <- valP	PC <- valP

		push	pop	jmp	call	ret	cmov
		pushq rA	popq rA	jXX Dest	call Dest	ret	cmovXX rA, rB
F	icode,ifun	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]	icode:ifun <- M1[PC]
	rA,rB	rA:rB <- M1[PC+1]	rA:rB <- M1[PC+1]				rA:rB <- M1[PC+1]
	valC			valC <- M8[PC+1]	valC <- M8[PC+1]		
	valP	valP <- PC+2	valP <- PC+2	valP <- PC+9	valP <- PC+9	valP <- PC+1	valP <- PC+2
D	valA, srcA	valA <- R[rA]	valA <- R[%rsp]			valA <- R[%rsp]	valA <- R[rA]
	valB, srcB	valB <- R[%rsp]	valB <- R[%rsp]		valB <- R[%rsp]	valB <- R[%rsp]	valB <- 0
EX	valE	valE <- valB + - 8	valE <- valB + 8		valE <- valB + -8	valE <- valB + 8	valE <- valB + valA
	Cond code			Cnd <- Cond(CC,ifun)			If ! Cond(CC,ifun) rB <- 0xF
M	valM	M8[valE] <- valA	valM <- M8[valA]		M8[valE] <- valP	valM <- M8[valA]	
WB	dstE	R[%rsp] <- valE	R[%rsp] <- valE		R[%rsp] <- valE	R[%rsp] <- valE	R[rB] <- valE
	dstM		R[rA] <- valM				
PC	PC	PC <- valP	PC <- valP	PC <- Cnd ? valC : valP	PC <- valC	PC <- valM	PC <- valP

**Problem 6 on Cache Memory (18 points):** The following problem concerns basic cache lookups.

- The memory is byte addressable.
- Memory accesses are to 1-byte words (not 4-byte words).
- Physical addresses are 13 bits wide.
- The cache is 2-way set associative, with a 4 byte line size and 16 total lines.

In the following tables, all numbers are given in hexadecimal. The contents of the cache are as follows:

**2-way Set Associative Cache**

Index	Line 0						Line 1					
	Tag	Valid	Byte0	Byte1	Byte2	Byte3	Tag	Valid	Byte0	Byte1	Byte2	Byte3
0	09	1	86	30	3F	10	00	0	99	04	03	48
1	45	1	60	4F	E0	23	38	1	00	BC	0B	37
2	EB	0	2F	81	FD	09	0B	0	8F	E2	05	BD
3	06	0	3D	94	9B	F7	32	1	12	08	7B	AD
4	C7	1	06	78	07	C5	05	1	40	67	C2	3B
5	71	1	0B	DE	18	4B	6E	0	B0	39	D3	F7
6	91	1	A0	B7	26	2D	F0	0	0C	71	40	10
7	46	0	B1	0A	32	0F	DE	1	12	C0	88	37

The box below shows the format of a physical address. Indicate (by labeling the diagram) the fields that would be used to determine the following: **CO** (block offset within the cache line), **CI** (cache index), **CT** (cache tag)

Bit 12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
Tag							Index			Offset		

For the given physical addresses **0x0123** and **0x08FC**, indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs. If there is a cache miss, enter “**NA**” for “Cache Byte returned”.

**Write answers in hexa decimal.**

Physical address <b>0x0123</b>												
Bit 12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
<b>A</b>	<b>B</b>			<b>C</b>			<b>D</b>					

Physical address <b>0x08FC</b>												
Bit 12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
<b>E</b>	<b>F</b>			<b>G</b>			<b>H</b>					

**Write the answers in hexa decimal.**

Cache block offset:	0x	<b>I</b>
Cache set index:	0x	<b>J</b>
Cache tag:	0x	<b>K</b>
Cache hit? <b>0</b> for NO and <b>1</b> for YES:		<b>L</b>
Cache byte returned:	0x	<b>M</b>

Cache block offset:	0x	<b>N</b>
Cache set index:	0x	<b>O</b>
Cache tag:	0x	<b>P</b>
Cache hit? <b>0</b> for NO and <b>1</b> for YES:		<b>Q</b>
Cache byte returned:	0x	<b>R</b>