CS 230 Project IITB RISC Report

Adish Shah, Akshay Padakanti, Swayam Chube and Vivek Veer

3rd April, 2022

Contents

1	Inst	ruction	ns	
	1.1	Finite	State Machine	
		1.1.1	$Instructions: ADD, ADC, ADZ, NDU, NDC, NDZ \dots \dots \dots \dots \dots$	
			ADI	
		1.1.3	LHI	
		1.1.4	LW	
			SW	
		1.1.6	LM	
			SM	
			BEQ	
			JAL	
		1.1.10	JLR	
		1.1.11	JRI	

1 Instructions

The basic structure of all the instructions is as follows:

The implementation is as follows:

- 1. Sending the Program Counter to memory and fetching the instruction and incrementing PC
- 2. Decode the instructions and read the registers. In case of Jump and BEQ, we can also calculate the target address by adding immediate to PC.
- 3. Then, operations are performed on the read values using the ALU. Also immediate is added to the base address in this step.
- 4. In case of load/store, memory is read/written to in this step.
- 5. The result is stored back in the Register File.

1.1 Finite State Machine

1.1.1 Instructions: ADD,ADC,ADZ,NDU,NDC,NDZ

States:

 $\begin{array}{c|cccc} PC \rightarrow Mem_A & Mem_Read \\ Mem_D \rightarrow IR & IR-Write \end{array}$

Table 1: S0: Read Instruction

 $\begin{array}{c|c} \operatorname{PC} \to \operatorname{ALU_A} & \operatorname{PC-Write} \\ +1 \to \operatorname{ALU_B} & \operatorname{ALU_ADD} \\ \operatorname{ALU_C} \to \operatorname{PC} & \end{array}$

Table 2: S00: Increment PC

 $IR_{11-9} \rightarrow \text{RF-A1}$ t1-Write $IR_{8-6} \rightarrow \text{RF-A2}$ RF-D1 \rightarrow t1 RF-D2 \rightarrow t2


Table 3: S1: Read Registers

$$\begin{array}{c|c} t1 \to ALU_A \\ t2 \to ALU_B \\ ALU_Carry \to C \\ ALU_Zero \to Z \end{array} \hspace{0.2cm} \begin{array}{c} t3\text{-Write} \\ ALU_Operation \ ALU_C \to t3 \\ \end{array}$$

Table 4: S2: Perform Operation

t3
$$\rightarrow$$
 RF-D3
 $IR_{5-3} \rightarrow$ RF-A3
 t1-Write

Table 5: S3: Write to register File



The condition on S00 - > S1 is to ensure that the addition is done only if conditions for instruction are met. For example, ADC needs C to be set. So, if the command is ADC (identified by IR1 = 1), we need to make sure C = 1. This is done using the given formula. The condition is written in compact here, we can easily use a decoder to do the transition (use 4 bit decoder with inputs being ir0, ir1, c, z).


1.1.2 ADI

$$egin{array}{ll} IR_{11-9}
ightarrow RF-A1 & t1-Write \\ IR_{5-0}
ightarrow SE_6 & t2-write \\ RF-D1
ightarrow t1 & t2-write \\ SE_6
ightarrow t2 & t2-write \\ \hline \end{array}$$

Table 6: S4: Read Register and immediate value

t3
$$\rightarrow$$
 RF-D3 RF-Write $IR_{8-6} \rightarrow$ RF-A3

Table 7: S5: Write to register File




1.1.3 LHI

$$IR_{8-0} \rightarrow SE_9$$
 7 bit shifter $SE_9 \rightarrow \text{ALU_A}$ 43-Write $ALU_C \rightarrow t3$

Table 8: S6

$$\begin{array}{c|c} \text{t3} \rightarrow \text{RF-D3} & \text{RF-Write} \\ IR_{11-9} \rightarrow \text{RF-A3} & \end{array}$$

Table 9: S7: Write to RF



1.1.4 LW


States:

$$IR_{8-6} \rightarrow \text{RF-A2}$$
 t1-Write $IR_{5-0} \rightarrow SE_6$ t2-write $SE_6 \rightarrow \text{t1}$

Table 10: S8 : Calculating Address

$$\begin{array}{c|cccc} \text{t3} \rightarrow \text{Mem_A} & & \text{Mem-Read} \\ \text{Mem_D} \rightarrow \text{RF-D3} & & \text{RF-Write} \\ IR_{11-9} \rightarrow \text{RF-A3} & & & \end{array}$$


Table 11: S9: Load



1.1.5 SW

$$\begin{array}{c|c} & t3 \to \text{Mem_A} & \\ IR_{11-9} \to \text{RF-A RF-D} \to \text{Mem_D} \end{array}$$

Table 12: S10: writing to memory



1.1.6 LM

$$R_{11-9} \rightarrow RF-A1$$
 t1-Write $R_{8-0} \rightarrow SE_9$ t2-write $R_{8-0} \rightarrow t3$ t3-write $R_{8-0} \rightarrow t1$ t3-write $R_{8-0} \rightarrow t1$ t3-write

Table 13: S11: Read memory address, immediate and initialise counter


Table 14: S12: read memory and write to RF

$$\begin{array}{c|cccc} t1 \rightarrow ALU_A & t1\text{-Write} \\ +1 \rightarrow ALU_B & ALU_ADD \\ ALU_C \rightarrow t1 & \end{array}$$

Table 15: S13: Increase memory address

$$\begin{array}{c|cccc} t2 \rightarrow ALU_A & t2\text{-Write} \\ +1 \rightarrow ALU_B & ALU_ADD \\ ALU_C \rightarrow t2 & \end{array}$$


Table 16: S14: Increase counter



1.1.7 SM

 $\begin{array}{c|c} \text{if (immediate bit of register is set)} \\ \text{t2} \rightarrow \text{RF-A1} \\ \text{RF-D1} \rightarrow \text{Mem_D} \\ \text{t1} \rightarrow \text{Mem_A} \\ \end{array}$ Mem-write

Table 17: S15: writing to memory




1.1.8 BEQ

$$\begin{array}{c|cccc} t1 \rightarrow ALU_A & t3\text{-write} \\ t2 \rightarrow ALU_B & ALU_SUB \\ ALU_C \rightarrow t3 & \end{array}$$

Table 18: S16 : Increment PC

$$\begin{array}{c|c} \operatorname{PC} \to \operatorname{ALU_A} & \operatorname{PC-Write} \\ IR_{5-0} \to SE_6 & \operatorname{ALU_ADD} \\ SE_6 \to \operatorname{ALU_B} \\ \operatorname{ALU_C} \to \operatorname{PC} & \end{array}$$

Table 19: S17: Increment PC



1.1.9 JAL


States:

$$\begin{array}{c|c} IR_{11-9} \rightarrow \text{RF-A3} & \text{RF-Write} \\ \text{PC} \rightarrow \text{RF-D3} & \end{array}$$

Table 20: S18: Store PC

$$\begin{array}{c|c} \operatorname{PC} \to \operatorname{ALU_A} & \operatorname{PC-Write} \\ IR_{8-0} \to SE_9 & \operatorname{ALU_B} \\ SE_9 \to \operatorname{ALU_B} \\ \operatorname{ALU_C} \to \operatorname{PC} & \end{array}$$

Table 21: S19 : Increment PC




$1.1.10 \quad JLR$

States:

$$\begin{array}{c|c} IR_{8-6} \rightarrow \text{RF-A1} & \text{PC-Write} \\ \text{RF-D1} \rightarrow \text{PC} & \end{array}$$

Table 22: S20: Store PC



1.1.11 JRI

$$\begin{array}{c|c} IR_{11-9} \rightarrow \text{RF-A1} & \text{RF-Write} \\ \text{RF-D1} \rightarrow \text{t3} & \text{t3-Write} \end{array}$$

Table 23: S21: Store PC

$$\begin{array}{c|c} \text{t3} \rightarrow \text{ALU_A} & \text{ALU-ADD} \\ \text{if } iR(8) == 0 \\ \text{"0000000"} \& IR_{8-0} \rightarrow \text{ALU_B} \\ & \text{else} \\ \text{"111111"} \& IR_{8-0} \rightarrow \text{ALU_B} \\ & \text{ALU_C} \rightarrow \text{PC} \end{array} \qquad \begin{array}{c} \text{ALU-ADD} \\ \text{PC-Write} \\ \end{array}$$

Table 24: S22: Store PC

