

HDL: Hardware Descriptive Lang.

## VERILOG

~~Design Ideas~~

~~Design idea~~

~~Behavioral~~

(Behavioral design)

Flow Graph  
Pseudo Code

Data Path design

Bus /  
register

Logic Design

Struct.  
Gates (F-F)  
Netlist

Physical design

Transistor  
Layout

Manufacturing

Chip / Board

instantiation  
#(10) E

r

Test Bench

stimulus

Design under test  
(DUT)

monitor

reg

type

8'5 - Register  
8'1 - MUX

initial  
begin

q[6:0] - bit / binary

\$monitor - intelligent print statement

print only when smth changes

# 5 - after time (to apply these inputs)


— / —

```

module mod-name ( list-of-ports );
    input / output declarations
    local net declarations
    Parallel statements
endmodule

```

Ex



Ex // A simple AND function

module ~~stand~~ simple\_and ( f, x, y );

input x, y ;

output f ;

assign f = x & y ;

endmodule


→ This is a behavioral description

Synthesis tool will decide how to  
realize f :

1. using single AND

2. Using NAND gate followed by NOR

ex : /\* 2 level combinational det \*/  
 module two\_level (a,b,c,d,f);  
 input a,b,c,d;  
 output f;  
 wire t1, t2; // intermediate lines  
 assign t1 = a & b;  
 assign t2 = ~ (c | d);  
 assign f = ~ (t1 & t2);  
 endmodule



\* assign      var    expression.

*models and behaviors being discussed*

*to model combinational*  
*det's*

*LHS*              *RHS*

assign t1 = a & b;

a -> D      t1      continuously driven


must be "net"  
type var

here,  
ex:- wire  
type

net type (OR)  
register type

#

## Data types in Verilog



### Net

- continuously driven
- cannot be used to store a value
- to model connections b/w continuous assignments and instantiations

### Register

- retains last value assigned to it.
- often used to rep storage elements, but sometimes comb. cts also

reg  
 integer  
 real : (for floating pt)  
 time ~~is~~

- 1 bit values (by default) unless declared as a vector

- Default value of a net is "z"  
 (high impedance tri-state)

Ex: wire, wor, wand, tri, supply0, supply1 etc.

wire, tri : ~~multiple~~  
~~do~~ drivers are shorted together in case of multiple drivers  
 wor, wand: inputs OR or AND at connection

supply0, 1 - model power supply connection

## # Data values &amp; signal strengths

4      8

value level

Rep.

0

Logic 0

1

— 1

x

Unknown logic state

z

High impedance state

## Initialization:

- All unconnected nets are set to "z"
- All vng var. set to "x"


Strength	Type	
Supply	Driving	
strong	Driving	
null	Driving	
large	Storage	
weak	Driving	
medium	Storage	
small	Storage	
high z	High impedance	Strength increases

- if 2 signals of unequal str. get driven on a wire, strong sig will prevail

## #. Vectors


Type [range1 : range2] name ;  
  ↓           ↓  
  MSB       LSB

ex: wire X,y,z ; // single bit var  
    wire [7:0] sum // MSB = sum[7]  
                  LSB = sum[0]



reg [31:0] MDR;

reg [1..10] data ;



## # Parameters

( kind of like #define ).

- cannot specify size

- ex: ~~param~~ parameter n1=25, l0=5;

## List of primitive gates:

and G (out, in1, in2); // and G(a, b, c, d, e, f);  
nand G (out, in1, in2); I  
output  
or G (out, in1, in2); L  
inputs  
nor — — —  
xor — - —  
xnor — · —  
not G (out, in);  
buf G (out, in);

bufif1 G1 (out, in, ctrl);  
bufif0 — , —  
notif0 — — —  
notif1 — , —

netlist - some building blocks and their  
(in layman's terms) interconnections


— / —

RISSS  
LinkedIn

Combat Day - IIT K  
Shiven Mian


GSOC

(intro - contd.)



# Behavioral rep :: Example  $\rightarrow$  Full Adder

- two operand inputs A and B
- carry input C<sub>i</sub>
- carry output C<sub>o</sub>
- sum output S



$$S = A \oplus B \oplus C$$

$$C_o = A \cdot B + A \cdot C + B \cdot C$$

## • Verilog

```

module carry (S, Co, A, B, C);
  input A, B, C;
  output S, Co;
  assign S = A ^ B ^ C;
  assign Co = (A & B) | (B & C) | (C & A);
endmodule
  
```

## • express in verilog in terms of truth table

```



primitive carry (Co, A, B, C);
  input A, B, C;
  output Co;
  table
  
```

	A	B	C	:	C <sub>o</sub>	:
1	1	?	:	1	;	
1	?	1	:	1	1	;
?	1	1	:	1	;	
0	0	?	:	0	0	;
0	?	0	:	0	0	;
	?	0	0	:	0	;

endtable  
endprimitive

- # Structural level ; levels of abstraction are
- the module (functional) level
  - the gate level
  - the Transistor level
  - Any combination of above

size  
of result



$$\text{carry} = A \cdot B + B \cdot C + C \cdot A$$

$$\text{sum} = A \oplus B \oplus C$$

```

module add (cy-out, sum, a, b, cy-in);
    input a, b, cy-in;
    output sum, cy-out;
    sum s1 (sum, a, b, cy-in);
    carry c1 (cy-out, a, b, cy-in);
end module

```

- invvlog :

```

module add4 (s, cy4, cy-in, x, y);
    input [3:0] x, y;
    input cy-in;
    output [3:0] s;
    output cy4;
    wire [2:0] cy-out;
    add B0 (cy-out[0], s[0], x[0], y[0], ci);
    add B1 (cy-out[1], s[1], x[1], y[1], cy-out[0]);
    add B2 (cy-out[2], s[2], x[2], y[2], cy-out[1]);
    add B3 (cy-out[2], s[2], x[2], y[2], cy-out[1]);
end module

```

instantiation

↓

4 copies

of F.A.

```

module carry(cy-out, a, b, cy-in);
    input a, b, cy-in;
    output cy-out;
    wire t1, t2, t3;
    and g1(t1, a, b);
    and g2(t2, a, c);
    and g3(t3, b, c);
end module

```

or g4(cy-out, t1, t2, t3);


```

module sum (sum, a, b, cy-in);
    input a, b, cy-in;
    output sum;
    wire t;
    xor x1(t, a, b);
    xor x2(sum, t, cy-in);
end module

```

## VERILOG (contd)

An Example:



example - v

```
module example (.A,B,C,D,E,F,Y);
    input A,B,C,D,E,F;
    output Y;
    wire t1, t2, t3;
```

```
nand #1 G1 (t1, +B);
and #2 G2 (t2, C, ~B, D);
nor #1 G3 (t3, E, F);
nand #1 G4 (Y, t1, t2, t3);
endmodule
```

example-test.v

```
module tb;
    reg A,B,C,D,E,F; wire Y;
    example DUT (A,B,C,D,E,F,Y);
endmodule
```

(contd) →

```

initial
begin
    $monitor ($time, "A=%b, B=%b,
              D=%b, E=%b, F=%b, Y=%b",
              A,B,C,D,E,F,Y);
    # 5 A=1; B=0; C=0; D=1; E=0; F=0;
    # 5 A=0; B=0; C=1; D=1; E=0; F=0;
    # 5 A=1; C=0;
    # 5 F=1;
    # 5 $finish;
end
endmodule

```

### Command in ivilog

- a) ivilog -o mysim example.v example-test.v
- b) vvp mysim

→ after begin add these 2 lines:

```

$dumpfile ("example.vcd");
$dumpvars (0, testbench);
$monitor ... ...

```

to display the waveforms:

```
gtkwave example.vcd
```

## Unary operators

### Arithmetic

~~+, -, \*, /, %, \*\*~~  
many binary  
power

### Logical

!, &, ||

### Relational

!=, ==,  
>=, <=, >, <

### Reduction (bitwise)

l  
~&  
~|  
.↑  
~\

### Shift operators

<<, >>, >>>

### Conditional operators

~~cond? true-exp : false-exp~~

## Operator precedence

+ - ! ~ (unary)  
\*\*  
\*/%  
<< >> >>>  
< <= > >=  
== != == = != =  
& ~&  
^ ~^  
| ~|  
&&  
|| ?: (R → L)

{}, {{}} (concat & repetition)

Note :- operators (L → R) except conditional.  
(R → L)

① presence of a 'z' or 'x' in a reg or wire being used in an arithmetic expression results in whole expression being unknown ('x')

② logical operators (!, &&, ||) all evaluate to a 1 bit result (0, 1 or x).

③ ~~The~~

Boolean  
- true ≈ 1'b1  
- false ≈ 1'b0

# System tasks and functions• Task

can be invoked from diff. parts of the design  
zero or more return values

• Function :

returns only one value  
delays not allowed

• System task

begins with \$, no delays  
Ex: \$display ("Hello");

\$time - returns current simulation time

# 1'b0 → 1 bit no expressed in binary  
format with value = 0

4'b1011 → 4 bit value in binary that  
is equivalent to magnitude = 11

## VHDL description styles

### Dataflow

- continuous assignment  
(using assignment statements)


### Behavioural

- Procedural assignment
  - Blocking
  - Non-blocking

(using procedural statements similar to a program in a high level language)

## # Data flow Style

```
assign a = b + c
assign sign = Z[15];
```



- forms a static bonding b/w. net type & RHS (LHS) control

- assignment is continuously active:
  - mostly used to model combinational nets

Example 3 → using assign statement to  
describe a sequential logic element  
( D Latch )  
SR latch .

## PROCEDURAL ASSIGNMENT / Behavioral style

# 2 kinds in verilog :

begin-end only in case  
of multiple statements  
inside the block

- the "initial" block .

- Executed once at the beginning of simulation
- Used only in test benches, can't be used in synthesis

initial  
begin

initial  
begin

- the "always" block

- continuous loop that never terminates

# procedural block defines:

- region of code containing sequential statements
- the statements execute in the order they are written

always ( - - - )

begin

= }

end

# can be used to update variables of type

- reg
- integer
- real
- time

} LHS

- some shortcuts in declarations:

1) "output" and "reg" can be declared together.

Ex: `output reg [7:0] data;`  
instead of `output [7:0] data; reg [7:0] data;`

2) A variable block can be initialized when it is declared:

Ex `reg clock = 0;`  
instead of `reg clock; initial clock=0;`

- the 'always' block

• multiple statements are grouped together using "begin ... end"

• "always" statement starts at time 0 and executes the statements inside the block repeatedly, and never stops

Ex - clock signal

- we can specify delays for simulations however, for real chips the clock generator will be active as long as there is power supply.

\* 'initial' and 'always' blocks can co-exist within the same Verilog module

- They all execute concurrently ;  
    initial - only once  
    always - indefinitely

\* Basic syntax of always block:

```
always @ (event-expression)
begin
    -
    -
    -
end
```

\* Only "reg" type variable can be assigned within an "initial" or "always" block

Reason :

- Sequential "always" block executes only when the event expression triggers.
- At other times block is doing nothing
- Obj must remember last value assigned (not continuously driven)

event expression can have any type of val ( reg, wire etc.)

# # Sequential statements in Verilog

(a) begin ... end:

(b) if ... else

if (<exp>)  
seq-stmt(s);

else  
seq-stmt(s);

I  
use begin-end for group.

(c) case

case (<exp>)

exp1: seq-stmt;

exp2: seq-stmt;

⋮  
exp n: seq-stmt;

default: default-stmt;

endcase

2 variations :- case x and casz :

① "casz" statement treats all 'z' values in the case alternatives or case exp as DONT CARES

② "case x" treats all "x" and "z" as DONT CARES

(d) "while" loop.

while (<exp>  
seq-stmt(s);

(e) "for" loop

for (expr1; expr2; expr3)  
seq-stmt;

(f) "repeat" loop → can be constant / var / signal value

repeat (<exp>  
seq-stmt;

then evaluated  
only when the loop  
starts & not  
during execution  
of loop.

// in case of while - loop runs as long as  
condition is true

// in repeat - we specify no of times  
the loop needs to run

executes the loop a fixed no of times

Ex. repeat (a) initial = 10

begin

= // say a gets updated to 15

end

but still loop will only  
execute 10 times (initial value)

g) forever loop

`forever  
seq-stmt;`

→ executes forever  
until \$finish is  
encountered in the  
test bench.

Note

The forever loop is typically used along with a timing specific (delay).

- If delay is not specified, the simulator would execute this stmt indefinitely without advancing \$time
- Rest of the design will never be executed

Ex

// clock generation using "forever"  
`reg clk;`

initial

begin

`clk = 1'b0;`

`forever #5 clk = ~clk // clock period of  
end` 10 units

⇒ Other constructs Available\* #(time-value)

- makes a block suspend for time value units of time
- time unit can be specified using `'timescale` command

\*

## $@(\text{event\_expression})$


→ makes block suspend until "event\_expression" triggers

→ event can be :


1. change of signal value
2. positive or negative edge occurring on signal  
(posedge or negedge)
3. list of above mentioned events,  
separated by "or" or comma.

note:  $@(*)$  // any variable changes.

→ posedge



→ negedge



# Types of procedural statements

— / —

BLOCKING / NON-BLOCKING ASSIGNMENTS.

denoted by  
(" = ")

denoted by (" <= ")

①

Blocking Assignment.

Var-name = [delay or event control] expression;

→ Blocking assignment statements are executed in the order they are specified in a procedural block.

- target of an assignment gets updated before the next sequential statement in the procedural block is executed.

- They do not block execution of statements in other procedural blocks.

→ recommended style for comb. logic.

→ seq. logic when case (incomplete info tho.)

RHS will be  
evaluated first

— / —

## ② Non-blocking

[val-name  $\leftarrow$  [dly or event control] expression;]

→ allows scheduling of assignments without blocking execution of statements that follow within the procedural block.

- the assignment to the target gets scheduled for the end of simulation cycle (at end of procedural block)
- statements subsequent to the instruction under consideration are not blocked by the assignment.
- Allows concurrent procedural assignment, suitable for seq. begin.

### Note

A variable cannot appear as the target of both a blocking and non-blocking assignment.

- This is not allowed:

$x = x + 5;$   
 $x \leq y;$

Ex:

swapping 2 var a & bBlocking

always @ (posedge clk)

 $a = b;$ 

always @ (posedge clk)

 $b = a;$ Non-blocking

": "

 $a <= b;$ 

"

 $b <= a;$ 

either  $a = b$  ~~and~~ will  
 execute 1<sup>st</sup> or vice-versa  
 depending on simulator  
 implementation

correct swap

Both registers will get  
 the same value  
 (either a or b)  
 (Race condition)

correct swap →

always @ (posedge clk)

begin

 $ta = a;$  ~~$ta$~~  = b; $a = tb;$  $b = ta;$ 

end.

~~Note~~

Some ex:

①

```
begin  
a = #5 b;  
c = #5 a;  
end
```

```
begin  
a <= #5 b;  
b <= #5 a;  
end
```

BA

→ 5 b(a=b)      b      c  
10    b      b      b.

NBA

5       $\frac{a}{b} \quad \frac{b}{b} \quad \frac{c}{b}$

c will be assigned  
val = b after 10 time  
units.

c will be  
assigned val = b  
after 5 time units.


② always @ (posedge clk)

begin

q1 = a;  
q2 = q1;  
end

synthesis tool  
will generate

parallel PFS



but check

try the same  
using NBA  
and see what  
synthesis tool

generates?  
should directly  
connect q1 → D2 || shift  
reg

→ check if Dff is generated!  
by writing test-bench

- / - / -

③ always @ (posedge clk)

begin

$$q_2 = q_1;$$

$$q_1 = a;$$

end


always @ (posedge clk)

begin

$$q_1 \leftarrow a;$$

$$q_2 \leftarrow q_1;$$

end



both will generate  $\Rightarrow$   
this shifting

④ always @ (posedge clk)

$$q_2 \leftarrow q_1;$$

always @ (posedge clk)

$$q_1 \leftarrow a;$$

$\Rightarrow$  will generate  
SF

$q_2$  will be indeterminate


⑤ always @ (posedge clk)

$$q_1 = a;$$

always @ (posedge clk)

$$q_2 = q_1;$$


don't know what  
will happen  
with respect to  
time?




(2) Meaning  
changed  
depending on  
order of execution by  
simulator

(3) decided after

①



Ex:



$$\begin{aligned} E &= D \\ D &= C \\ C &= B \\ B &= A \end{aligned}$$

interchanging  
with prev  
value ✓

if done using NBA

both of these will end up in SF  
only

$$B = A$$

$$C = B$$


$$D = C$$

$$E = D$$

→ all will get value = 2e.

↓ same value  
 $E = A$

↳ this will instead end up in →



## # generate blocks

→ "generate" statements allow Verilog code to be generated dynamically before the simulation or synthesis begins.

- very convenient to create parametrized module descriptions.

ex (N) bit ripple carry adder  
arbitrary

→ "generate" , "endgenerate"

→ special "genvar" variables:

- genvar - to declare variables that are only used in the evaluation of generation block.

- those var ~~are~~ DNE during simulation/synthesis

- value of "genvar" can only be defined in a generate loop.

- every generate loop is assigned a name, so that variables inside the generate loop can be referenced hierarchically.

# USER DEFINED PRIMITIVES (UDP)

- used to define custom Verilog primitives by the use of lookup tables.

- They can specify:

- truth table for comb. fns
- static table for seq. fns
- Don't care, rising & falling edges etc

- for comb fn, the truth table entries are specified as:      ↳ use '?' for don't care

`<input1> <1/P2> ... <1/PN> : <0/P> ;`

- for seq. fn, static table entries:

`<1/P1> --- <1/PN> : <present-state> : <next-state>`

\* Rules for using UDPs

① I/P terminals to a UDP can only be scalar variables

- Multiple I/P terminals can be used.
- Input entries in the table must be in the same order as "input" terminal list

② Only one scalar O/P terminal

- O/P terminal must appear in the beginning of terminal list.

- VDPs - comb :- output turned declared  
as 'output'  
seq :- declared as 'reg'

- ③ for seq VDP, state can be initialized  
with an "initial" statement.  
(optional)

### Some guidelines

① VDPs model functionality only. They do not model timing or process technology. (delays)


② A functional block can be modelled as VDP only if it has exactly one output.  
- If a block has  $> 1$  output - model as module  
- OR use multiple VDPs.

③ Inside simulator, VDP is implemented as a lookup table in memory.

④ VDP state tables should be specified as completely as possible.  
- For unspecified cases, output is set to "x".

## Verilog Test Bench -

- procedural block that executes only once
- Test bench generates `clock`, `reset`, and the required test vectors for a given design-under-test (DUT).



input in main module → reg in test bench  
 output — | — → wire — | —

~~\$display~~  
~~\$monitor~~  
~~\$finish~~  
~~\$dumpfile (<filename>);~~  
~~\$dumpoff~~  
~~\$dumpon~~  
~~\$dumpvars (level, list\_of\_var\_or\_module)~~  
~~\$dumpall~~  
~~\$dumpfileint (filename),~~

↙ extension .vcd.

## Modelling state machines (FSMs)

### Mealy & Moore fsm types

A deterministic FSM can be mathematically defined as a 6 tuple :

$$\boxed{(\Sigma, \Gamma, S, s_0, \delta, w)}$$

$\Sigma$  - set of I/P combinations

$\Gamma$  - set of O/P combinations

$S$  - finite set of states

$s_0 \in S$  - initial state

$\delta$  - state transition function

$w$  - output function.

thus  $\delta : S \times \Sigma \rightarrow S$

- Present state (PS) and present input determine next state (NS).

### Mealy Machine

$$w : S \times \Sigma \rightarrow \Gamma$$

O/P depends on  
state + input


### Moore Machine

$$w : S \rightarrow \Gamma$$


O/P depends only  
on state.

## Pictorial depiction

① Mealy



② Moore



## Datapath and controller design

In complex digital system, h/w is ~~partitioned~~ into 2 parts:

### a) Datapath

consists of functional units where all computations are carried out.

( registers / mux/ bus / address / multiplexers / counters / other functional blocks)

we use  
not specifying  
Telling  
exactly  
what  
do  
you have  
with answer


## b) Control Path

implements FSM and provides control signal to data path in proper sequence.

- On response to control signal, various operations are carried out by the data path.
- Also takes input from the data path regarding various status info.

Ex (simple)

$\text{sig } [15:0] A, B, C, D;$   
 $A = B + C;$   
 $D = A - C; \Rightarrow$




# (Modelling)

Vinberg ex1

- MUX

16 to 1 mux

Step



- ① Using pure behavioural modelling
- ② Structural modelling using 4 to 1 mux specified using behavioural model
- ③ Make structural modelling of 4 to 1 mux, using behavioural modelling of 2 to 1 mux
- ④ Make structural gate level modelling of 2 to 1 mux, so have complete hierarchical description

① module mux1bto1 ( in , sel, out );  
 input [15:0] in;  
 input [3:0] sel;  
 output out;

assign out = in [sel];  
 endmodule

module muxtest;

reg [15:0] A; reg [3:0] S; wire F;  
 mux16to1 M (.in(A), .sel(S), .out(F))

initial

begin

for  
GTK waves  
only

\$dumpfile( "mux16to1.vcd");

\$dumpvars( 0, muxtest);

\$monitor(\$time, "A=%h, S=%h, F=%b", A, S, F)

#5 A=16'h3f0a; S=4'h0;

#5 S=4'h1;

#5 S=4'h6;

#5 S=4'hC;

#5 \$finish;

end

endmodule

o/P


0 A=xxxx, S=x, F=x

5 A=3f0a, S=0, F=0

10 A=3f0a, S=1, F=1

15 A=3f0a, S=6, F=0

20 A=3f0a, S=c, F=1



(1)




```
module mux4to1(in, sel, out);
```

input [3:0] in;  
~~input~~ [1:0] sel;

output out;

assign out = in[sel];

endmodule



*instantiates times*

mux4to1 M0 (in[3:0], sel[1:0], t[0]);

mux4to1 M1 (in[7:4], sel[1:0], t[1]);

mux4to1 M2 (in[11:8], sel[1:0], t[2]);

mux4to1 M3 (in[15:12], sel[1:0], t[3]);

mux4to1 M4 (t, sel[3:2], out);

~~mux4to1 M5~~

(2)

```
module mux2to1 (in, sel, out);
```

input [1:0] in;

input sel;

output out;

assign out = in[sel];

endmodule

```
module mux4to1 (in, sel, out);
```

input [3:0] in;

input [1:0] sel;

output out;

~~mux2to1 M0 (in[1:0]~~

~~sel[0], out)~~

~~mux2to1 M1 (in[3:2]~~

~~sel[0], out)~~

~~mux2to1 M2 (t, sel[1], out)~~

~~endmodule~~

purpose of zero flag?  
↳ in operations like  
for loop → we might need  
to detect a zero

## Verilog Ex2. ADDED


Generation of status flags: sign  
zero → whether result is 0.

carry

parity

overflow?

whether sum can  
fit in 16 bits



module ALU(X, Y, Z, sign, Zero, carry, Parity, Overflow);  
input [15:0] X, Y;  
output [15:0] Z;  
output sign, zero, carry, Parity, Overflow;

assign {carry, Z} = X + Y; // 16-bit addition

assign sign = Z[15]; // MSB

assign zero = ~Z;

assign Parity = ~^Z;

reduction  
operator

in  
behavioral  
fashion

concat operation

→ 16+1=17 bits

reduction  
operator NOR

EXNOR

assign Overflow = ( $X[15] \& Y[15] \& \sim Z[15]$ )  
 $(\sim X[15] \& \sim Y[15] \& Z[15])$ ;

endmodule

module alutest;  
reg [15:0] x,y;  
wire [15:0] z;  
wire s, ZR, CY, P, V;  
ALU DUT (x,y,z,s,ZR,CY,P,V);

initial

begin

GTK {

\$dumpfile("alut.vcd");  
\$dumpvars(0, alutest);

\$monitor \$time, "X=%h, Y=%h, Z=%h, S=%b,  
Z=%b, CY=%b, P=%b, V=%b",  
x,y,z,s,ZR,CY,P,V);

#5 X=16'h8fff; Y=16'h8000;

#5 X=16'hffffe; Y=16'h0002;

#5 X=16'hAAAAA; Y=16'h5555;

#5 \$finish;

end

endmodule

~~088:~~

#8  
16<sup>4</sup> \* 8fff.

$$x = 1000 \quad 1111 \quad 1111 \quad 1111$$

$$16^{16} * 8000^4, \quad y = \underline{1000 \quad 0000 \quad 0000 \quad 0000}$$

$$z = 0000 \quad 1111 \quad 1111 \quad 1111$$

~~1111~~

$$Z = 0fff$$

$$S = 0$$

#10

$$\begin{array}{cccc} 1111 & 1111 & 1111 & 1110 \\ | & & & | \\ 1 & 0000 & 0000 & 0000 & 0010 \\ \hline 0000 & 0000 & 0000 & 0000 & 0000 \\ \hline \cancel{1} \cancel{1} \cancel{1} \cancel{1} & \cancel{0} \cancel{0} \cancel{0} & \cancel{0} \cancel{0} \cancel{0} & \cancel{0} \cancel{0} \cancel{0} & \cancel{0} \cancel{0} \cancel{0} \end{array}$$


$$\cancel{33ffff} \quad Z = 0000 \quad S > 0.$$

#15

$$\begin{array}{cccc} 1010 & 1010 & 1010 & 1010 \\ 0101 & 0101 & 0101 & 0101 \\ \hline 1111 & 1111 & 1111 & 1111 \end{array}$$

$$Z = ffff$$

$$S = 1$$



```
module adder4(S, cout , A, B, cin);
    input [3:0] A, B;
    input cin;
    output [3:0] S;
    output cout;

```


```
assign {cout,S} = A + B + cin;
endmodule
```

~~module ALU  
with c[3:1]~~  
remove the concat operation

instance ~~4~~ adder - in module ALU

```
A0 (Z[3:0] , c[1], X[3:0] , Y[3:0] , 1'60 );
A1 ( Z[7:4] , c[2] , X[7:4] , Y[7:4] , 1'81 );
A2 ( Z[11:8] , c[3] , X[11:8] , Y[11:8] , 1'82 );
A3 ( Z[15:12] , carry , X[15:12] , Y[15:12] , 1'83 );
```

③ structural modelling of Ripple carry Adder



```

module adder4 ( s, cout, A, B, cin );
    input [3:0] A, B;
    input cin;
    output [3:0] s;
    output cout;
    wire c1, c2, c3;
    
```

```


fulladder #(
    .N(4)
) FA0 ( S[0], c1, A[0], B[0], cin );
fulladder #(
    .N(4)
) FA1 ( S[1], c2, A[1], B[1], c1 );
fulladder #(
    .N(4)
) FA2 ( S[2], c3, A[2], B[2], c2 );
fulladder #(
    .N(4)
) FA3 ( S[3], cout, A[3], B[3], c3 );
    
```

endmodule

```


module fulladd ( s, cout, a, b, c );
    input a, b, c;
    output s, cout;
    wire s1, c1, c2;
    xor G1 ( s1, a, b ), G2 ( s, s1, c ), G3 ( cout, c2, c );
    and G4 ( c1, a, b ), G5 ( c2, s1, c );
endmodule
    
```

ripple carry adder:



slower than  
carry lookahead  
adder

generate all carries in 11<sup>th</sup>



$$C_{i+1} = g_i + p_i \cdot C_i$$

carry  
generate

$$g_i = A_i \cdot B_i$$

carry  
propagate

$$p_i = A_i \oplus B_i$$

### Ex 3: level sensitive D latch

```

enable
module level-sensitive-latch (D, Q, En);
    input D, En;
    output Q;
    assign Q = En? D: Q;
endmodule


```

En	D	Q	{ if enable - true Q → D else Q will remember Q (memory) }
		0	
		1	

Generates D-type latch

~~Set~~

Ex 4: ~~Simple~~ simple S-R latch



S	R	$Q_n$
1	1	$Q_{n-1}$
0	1	0
1	0	1
0	0	?

```
module sr_latch (Q, Qbar, S, R);
    input S, R;
    output Q, Qbar;

```

```
assign Q = ~ (R & Qbar);
```

```
assign Qbar = ~ (S & Q);
```


```
endmodule
```

```
module latches;
    reg S, R;
    wire Q, Qbar;
    sr-Latch LAT (Q, Qbar, S, R);
    initial
        begin
            $monitor ($time, "S=%b, R=%b, Q=%b, Qbar=%b", S, R, Q, Qbar);
            #5 S = 1'b0; R = 1'b1;
            #5 S = 1'b1; R = 1'b1;
            #5 S = 1'b1; R = 1'b0;
            #5 S = 1'b1; R = 1'b1;
            #5 S = 1'b0; R = 1'b0;
            #5 S = 1'b1; R = 1'b1;
        end
    endmodule
```

o/p:

0	S=0,	R=1,	Q=0,	Qbar=1
5	1	1	0	1
10	1	0	1	0
15	1	1	1	0
20	0	0	1	1

and then simulator hangs



Ex5: D Flip Flop with synchronous set & reset

changes  
take  
place  
at  
the  
active  
edge of clk

```
module dff ( q, qbar, d, set, reset, clk );
    input d, set, reset, clk;
    output reg q; output qbar;
    assign qbar = ~q;

    always @ ( posedge clk )
        begin
            if (reset == 0) q <= 0;
            else if (set == 0) q <= 1;
            else q <= d;
        end
endmodule
```

DFF with asynchronous set & reset

```
module dff ( q, qbar, d, set, reset, clk );
    input d, set, reset, clk;
    output reg q; output qbar;
    assign qbar = ~q;
```

```
always @ ( posedge clk or negedge set or
           negedge reset )
    begin
        if (reset == 0) q <= 0;
        else if (set == 0) q <= 1;
        else q <= d;
    end
endmodule
```

## sequential D FF

module dff\_nedge ( D, clk, Q, Qbar );  
input D, clk;  
output sig Q, Qbar;

always @ ( negedge clock )

begin

$Q = D;$


$Qbar = \neg D;$

end

endmodule

Q6:

## Transparent latch with enable



latch  $\rightarrow$  level triggered

```
module latch (q, qbar, din, enable);  
    input din, enable;  
    output reg q; output qbar;
```

```
    assign qbar = ~q;  
    always @ (din or enable)  
        begin  
            if (enable) q = din;  
        end  
    endmodule
```

9<sup>0</sup> to 15<sup>-</sup>

Ex 7: 4 bit counter with asynchronous reset

module counter (clk, rst, count);  
input clk, rst;  
output reg [3:0] count;

always @ (posedge clk or posedge ~~rst~~<sup>rst +</sup>)  
begin  
if (rst)  
count <= 0  
else  
count <= count + 1  
end  
endmodule

~~Answers~~ - / /  
Ex 8: Sequential logic ex

```
module incmy-state-type ( cur-state, flag );  
    input [0:1] cur-state;  
    output reg [0:1] flag;  
  
    always @ ( cur-state )  
        case ( cur-state )  
            0 : flag = 2 ;  
            1 : flag = 0 ;  
        endcase  
endmodule
```

2-bit latch will be generated for flag

why sequential?

cur-state	flag
0	2
1	2
2	?
3	0

VHDL simulator will assume :

if some of the input descriptions are missing in the case statement (here 2)

⇒ if cur-state is 2, then flag will not change

→ flag will map to a storage element (latch).

# try to avoid unnecessary generation of latch.

in the prev program, modify by  
adding  
 $f = g > 0$   
after begin

this will also

be the state at case 2.

no latch will be generated  
as now it is a comb. ckt.


Ex 1:

→ module xyz (input a,b,c, output reg f)  
always @ (\*)

if ( $a == 1$ )  $f = b \& c;$

end module

for  $a = 0$ , value of  $f$  is unspecified



Latch is generated

→ module xyz (input a,b,c, output reg f)

always @ (\*)

begin

$f = c;$


if ( $a == 1$ )  $f = b \& c;$

end


endmodule

when  $a = 0$

will generate more



## Ex 9 Priority encoder



(say input is)


```

module priority_encoder(in, code);
    input [7:0] in;
    output [2:0] code;
    always @ (in)
        begin
            if (in[0]) code = 3'b000
            else if (in[1]) code = 3'b001
            else if (in[2]) code = 3'b010
            else if (in[3]) code = 3'b011
            else if (in[4]) code = 3'b100
            else if (in[5]) code = 3'b101
            else if (in[6]) code = 3'b110
            else if (in[7]) code = 3'b111
        end
    endmodule

```

endmodule

Ex 10: BCD to 7 segment decoder



segment bit assignment :  
(a, b, c, d, e, f, g)

A segment glows when corresponding bit of seg is 0.

module bcd-to-7seg (bcd, seg);

input [3:0] bcd;

output reg [6:0] seg;

always @ (bcd)

case

0 : seg = 6'b 000000 |

1 : seg = 6'b 100111 |

2 : seg = 6'b :

3 : seg = 6'b :

4 : seg = 6'b :

5 : seg = 6'b :

6 : seg = 6'b :

7 : seg = 6'b :

8 : seg = 6'b :

9:  $\text{seg} = 6' \text{b}00000100;$   
 default:  $\text{seg} = 6' \text{b}11111111;$   
 endcase  
 endmodule

ex 11: n bit comparator

↑ for actual synthesis,  
 it is common to have  
 a structured design  
 representation of  
 the comparator

```
module compare(A, B, lt, gt, eq);
  parameter word_size=16;
  input [word_size-1:0] A, B;
  output lt, gt, eq;
```

always @ (\*)

begin

lt = 0; gt = 0; eq = 0;


if (A > B) gt = 1;

else if (A < B) lt = 1;

else eq = 1;

end

endmodule

Qx12:(Synchronous<sup>clear</sup>) up-down counter.

```

module      counter(mode,clr,ld,d-in,clk,count);
  input       mode,clr,ld,clk;
  input [0:7] d-in;
  output reg [0:7] count;
  
```

```

always @ (posedge clk)
  if (ld)      count <= d-in;
  else if (clr) count <= 0;
  else if (mode) count <= count + 1;
  else          count <= count - 1;
endmodule
  
```

parameter  
values are substituted  
before simulation or  
synthesis


Ex13: n bit counter - Parametrized design

```
module counter (clear, clk, count);  
    parameter N = 7;  
    input clear, clk;  
    output reg [0:N] count;
```

```
    always @ (posedge clk)  
        if (clear)  
            count <= 0;  
        else  
            count <= count + 1;  
endmodule
```

ox14: ring counter

4 bit RC →



1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
1	0	0	0
:			
:			

8 bit RC ↗

module ring\_counter (clk, init, count);

input clk, init;

output reg[7:0] count;

always @ (posedge clk)

begin

if (init) count = 8'b10000000;

else begin

count <= count << 1; } if (if <=

count[0] <= count[7]; } is used

end.

end

endmodule

initial  
← 100000000  
↑  
000000000.  
→  
Rotation  
not  
happening

if (= used)  
{ }  
if (= used)


end.

~~according to~~

~~00000000~~  
~~count <= count & ct~~

~~count[0] <= count[7]~~

when non-blocking is used.



// RC (modified) → with blocking.

```
module RC (clk, init, count);
    input clk, init;
    output reg [7:0] count;
    always @ (posedge clk)
        begin
            if (init) count = 8'b10000000;
            else count = {count[6:0], count[7]};
        end
endmodule
```

$$\begin{array}{r}
 a: 0101 \\
 b: 0011 \\
 \hline
 \text{EXOR: } f: \underline{0110}
 \end{array}$$

— / —

ex 15:

### Bitwise xor

```

module xor_bitwise (f, a, b);
parameter N=16;
input [N-1:0] a, b;
output [N-1:0] f;
generate
  generate for (p=0; p<N; p=p+1)
    begin xorlp // label for loop
      xor XG (f[p], a[p], b[p]);
    end
  endgenerate
endmodule

```

xorlp[0].XG  
xorlp[1].XG

```

module generate_test;
reg [15:0] x, y;
wire [15:0] out;

xor_bitwise G(.fout), .a(x), .b(y));

```

initial

```


begin
$monitor ("x: %b, y: %b, out: %b",
          x, y, out);
#10 x=16'haaaa; y=16'h00ff;
#20 $finish;

```

end  
endmodule

→ in this synthesis tool generates 5 PFS - 2 for state, 3 for light

## Q16: Moore machine (Traffic Lights)




no/p lone - / (write)

clk

00<sup>x</sup> S0 → RED

01<sup>x</sup> S1 → ~~GREEN~~

10<sup>x</sup> S2 → ~~YELLOW~~



3 status

→ we need 2 bits to rep. the state.

```
module cyclic-lamp(clk, light);
    input clk;
    output reg [0:2] light;
    parameter S0 = 0, S1 = 1, S2 = 2;
    parameter RED = 3'b100, GREEN = 3'b010,
                YELLOW = 3'b001;
    reg [0:1] state;
    always @ (posedge clk)
        case (state)
            S0: begin           // S0-RED
                light <= GREEN;
                state <= S1;
            end

```

```
S1: begin // GREEN
    light <= YELLOW;
    state <= S2;
end
S2: begin // YELLOW
    light <= RED;
    state <= S0;
end
default: begin
    light <= RED;
    state <= S0;
end
endcase
endmodule
```

```
module test_cyclic_lamp;
reg clk;
wire [0:2] light;
cyclic_lamp LAMP (clk, light);
always #5 clk = ~clk;
initial
begin
    clk = 1'b0;
    #100 $finish;
end
initial
begin
    $finish
endmodule
```

note

~~so~~: in the prev code, we do not need separate ffs for the outputs, as the outputs can be directly generated from state.

How to achieve this?

- modify code s.t. all assignments to light ~~are~~ is made in a sep "always" block.
- use blocking assignment triggered by state / change rather than clk.

will lead to  
synthesizing using comb. clk.

always @ (posedge clk)  
case (state)

S0: state <= S1;

S1: state <= S2;

S2: state <= S0;

default: state <= S0;

endcase

→ for this  
synthesis  
tool will  
generate  
2 ffs

always @ (clk)(state)

case (state)

S0: light = RED;

S1: light = GREEN;

S2: light = YELLOW;

default: light = RED;

endcase



endmodule

→ comb clk  
that takes  
state  $\Rightarrow$  1/p  
& produces  
light  $\Rightarrow$  1/p

state ( $s_1 s_0$ )	light (RGY)	
$s_0 : 00$	100	$R = s_0^1 s_1^1$
$s_1 : 01$	010	$G = s_0$
$s_2 : 10$	001	$Y = s_1$
11	XX	

## Ex 17: Design serial parity adder

- Continuous stream of bits is fed to a circuit in synchronism with a clock. The circuit will be generating a bit stream as output, where  $0 \rightarrow$  even no of 1's seen so far  
 $1 \rightarrow$  odd no of 1's seen so far.
- Moore machine



```
module parity_gen ( x, clk, z );
    input x, clk;
    output reg z;
    reg even-odd; // machine state
    parameter EVEN=0, ODD=1;

    always @ (posedge clk)
        case (even-odd)
            EVEN: begin
                z <= x ? 1 : 0 ;
                even-odd <= x ? ODD : EVEN;
            end
            ODD: begin
                z <= x ? 0 : 1 ;
                even-odd <= x ? EVEN : ODD ;
            end
            default: even-odd <= EVEN;
        endcase
    endmodule
```

// design will cause synthesis tool to generate a latch for the o/p even-odd, z

// again, just by knowing state we can tell off in this ex,  
we do not need extra latch to store off

even  $\Rightarrow$  P =  
odd  $\Rightarrow$  P = 1

module test-parity;

input clk, x; output z;

parameter gen PAR (x, clk, z);

initial

begin

clk = 1'b0;

end.

always #5 clk = ~clk;

initial

begin

#2 x=0; #10 x=1; #10 x=1; #10 x=1;



#10 x=0; #10 x=1; #10 x=1; #10 x=0;

#10 x=0; #10 x=1; #10 x=1; #10 x=0;

#10 \$finish;

end

endmodule



well bfr rising edge, 111 should be stable

z

1/1  
→ latch is not generated for z.  
1 modified design

always @ ( pos-edge clk )  
case ( even-odd )

EVEN: even-odd <= x? ODD: EVEN;

ODD: even-odd <= x? EVEN: ODD;

default: even-odd <= EVEN;

endcase

always @ ( even-odd )

case ( even-odd )

EVEN: Z = 0;

ODD: Z = 1;

endcase

and model it

Maly

~~Model~~ machine,

( state + input dependent ).



Sequence detection

- clkt accept serial bit stream "u" as i/p and produces serial bit stream "z" as o/p.
- whenever bit pattern "0110" appears in input stream, it output  $z=1$ ; at all other times  $z=0$ .

- Overlapping ✓ - Mealy machine

ex  $x: 0 \underline{1} 1 0 \quad 1 \underline{1} 0$

$z: 0 0 0 1 0 0 1$



```
module seq-detector (x, clk, reset, z);
    input x, clk, reset;
    output reg z;
    parameter S0=0, S1=1, S2=2, S3=3;
    reg [0:1] PS, NS;
```

```
always @ (posedge clk or posedge reset)
    if (reset) PS <= S0;
    else PS <= NS;
```

always @ (ps, x)  
case (ps)

s0: begin

z = x ? 0 : 0;

NS = x ? s0 : s1;

end

s1: begin

z = x ? 0 : 0;

NS = x ? s2 : s1;

end

s2: begin

z = x ? 0 : 0;

NS = x ? s3 : s1;

s3: begin


z = x ? 0 : 1;

NS = x ? s0 : s1;

end

endcase

endmodule



```

module test_seq;
  reg x, clk, reset; wire z;
  seq-detector $seq(x, clk, reset, z);
initial
begin
  clk = 1'b0; reset = 1'b1;
  #15 reset = 1'b0;
end

always #5 clk = ~clk;

initial
begin
  #12 x=0; #10 x=0; #10 x=1; #10 x=1;
  0          1          1          0
  0          1          1          0
  #10 $finish
end
endmodule
  
```


Q19: serial Adder

$$A: \begin{smallmatrix} 1 \\ 0 \\ 1 \\ 1 \\ 0 \end{smallmatrix}$$

$$B: \begin{smallmatrix} 0 \\ 0 \\ 1 \\ 0 \end{smallmatrix}$$


$$S: \begin{smallmatrix} 1 \\ 0 \\ 0 \\ 0 \end{smallmatrix}$$

$$\oplus \quad 0$$



state: CARRY  
(1 bit)

→ for every calc,  
we need to  
remember  
only carry  
from previous




sr shift right

RTL design

— / —



~~340 - serial Adder~~



Two  $n$  bit nos.


assumption  $\Rightarrow$   
(not clearing overflow,

assuming result is  
also  $n$  bit)



control path  
to done  
path -

Start diagram :



11

### RTL ex ②

Design a digital system that reads in 256, 16 bit values one at a time and determines the largest one

external

control  
signals



OP

START - start the operation

READY - indicates new value is available

TAKEN - indicates new value has been accepted

VALID - indicates largest value op is valid




LNV - load new value

LHR - load high reg

GT - greater than

CLCT - clear counter



P1: Sync process defining state transitions

P2: combinational process for NSD & OD

Structural model for components & interface

b/w data path & control path.

abstract level → state chart

— / —

State chart allows the operations of control and data path to be specified using a single notation