Name: Adithya M SRN: PES1UG20CS621 Section: K

a.v

```
module invert(input wire i, output wire o1);
       assign o1 = !i;
endmodule
module and2(input wire i0, i1, output wire o2);
       assign o2 = i0\&i1;
endmodule
module or2(input wire i0, i1, output wire o3);
       assign o3 = i0||i1;
endmodule
module xor2(input wire i0, i1, output wire o4);
       assign o4 = i0^i;
endmodule
module nand2(input wire i0, i1, output wire o5);
       assign o5 = !(i0\&i1);
endmodule
testbench.v
module tb;
reg t_a;
reg t_b;
wire P,Q,R,S,T;
//instantiate
invert a1(.i(t_a),.o1(P));
and2 a2(.i0(t_a),.i1(t_b),.o2(Q));
```

initial begin \$monitor(t_a,t_b,P,Q,R,S,T); //displays the content of the register

or2 a3(.i0(t_a),.i1(t_b),.o3(R)); xor2 a4(.i0(t_a),.i1(t_b),.o4(S)); nand2 a5(.i0(t_a),.i1(t_b),.o5(T)); initial begin \$dumpfile("dmp1.vcd");

\$dumpvars(0,tb);

t b=1'b0;

t b=1'b1:

t b=1'b0;

t_b=1'b1;

t_a=1'b0;//1 bit input

#10 //time nanosecs t_a=1'b0;//1 bit input

#10 //time nanosecs t_a=1'b1;//1 bit input

#10 //time nanosecs t_a=1'b1;//1 bit input

#10 //time nanosecs t_a=0;//inorder to see the last input t_b=0; end endmodule

