

40001 Intro to Computer Systems 2021 Exam Sample Solution

Disclaimer: This is by no means an official answer key, please correct any mistakes you find and keep in mind there could be several possible solutions

Section A

1 a. $(A' \cdot (B + A)) + (B' \cdot (A + A'))$

$$\begin{aligned} &\equiv (A' \cdot (B + A)) + (B' \cdot 1) && [A + A' = 1] \\ &\equiv (A' \cdot (B + A)) + B' && [A \cdot 1 = A] \\ &\equiv (A' \cdot B + A' \cdot A) + B' && [\text{Distributivity of } \cdot] \\ &\equiv (A' \cdot B + 0) + B' && [A \cdot A' = 0] \\ &\equiv (A' \cdot B) + B' && [A + 0 = A] \\ &\equiv (B' + A') \cdot (B + B') && [\text{Distributivity of } +] \\ &\equiv (B' + A') \cdot 1 && [A + A' = 1] \\ &\equiv (B' + A') && [A \cdot 1 = A] \\ &\equiv (A \cdot B)' && [\text{De Morgan's Law}] \end{aligned}$$

b. i)


A	C ₀	C ₁	O	Minterm
0	0	0	0	
0	0	1	0	
0	1	0	1	$A' \cdot C_0 \cdot C_1'$
0	1	1	0	
1	0	0	1	$A \cdot C_0' \cdot C_1'$
1	0	1	0	
1	1	0	0	
1	1	1	0	

Canonical Minterm Form:


$$(A' \cdot C_0 \cdot C_1') + (A \cdot C_0' \cdot C_1')$$

ii) 3 NOT gates, 4 AND gates and 1 OR gate

iii) D is a 4-to-1 multiplexer:



c.



d. i) 0xCAFE0000 = 1100 1010 1111 1110 0000 0000 0000 0000

Sign Bit: 1 = Negative

Exponent: 1001 0101 = 149 – 127 = 22

Mantissa: 111 1110 0000 0000 0000 0000 = 0.984375

= 1.984375 (Restore hidden bit)

= -1.984375 x 2²²

ii) = -8.323072 x 10⁶

Section B

2 a.

Instruction	Cycle	Transfers	Path
ADD Rdest, Rsrc	E1	A ← Rsrc	ALU=A+B; Cin=0
	E2	B ← Rdest	
	E3	Rdest ← ALUres; C ← ALUcout	
COMPARE Rdest, Rsrc	E1	A ← Rsrc	ALU=A-B; Cin=0
	E2	B ← Rdest	
	E3	C ← ALUcout	

b. SUBTRACT, AND, OR and XOR are all two-register instructions that are very similar to ADD, just with different ALU settings


c.

Instruction	Cycle	Transfers	Path
SKIP	E1	$PC \leftarrow PC + 1$	


The COMPARE instruction is used by SKIP, as the carry register is updated after COMPARE is executed which is then used as an input to the controller

The NOP instruction requires 0 cycles and has no register transfers. It could be usefully applied for timing purposes, such as producing a delay for an idle processor

d.



e.



$1/512 = 1/8 * 1/8 * 1/8$, with the resulting circuit being asynchronous