Greetings

- Who is this...
 - David Thomas
 - Currently: Dept. of Electrical Engineering
 - Previously: MEng in Soft. Eng. in DoC
 - PhD student of Wayne Luk (a long time ago...)
- My interests
 - High-Performance Computing
 - FPGA and GPU acceleration
 - High-level Synthesis (C to gates)
 - Languages and parallelism

Course administrivia

- Panopto will continue
 - Assuming the hardware and servers work
- If you post on piazza I'll eventually see it
 - Traditionally it is a ghost-town till exams
- I tend to do tutorials differently to Prof. Luk
 - Standard exercises + solutions still available
- Wed 1st of March: *No lecture*
 - Course is one lecture less than no. of lecture slots
 - Tutorial available as normal

Cache features and performance

(3rd Ed: p.492-496,505-511; 4th Ed: 475-479,487-492)


• so far:

- locality principles
- levels, blocks, hit, miss, miss penalty
- direct-mapped cache, handling misses


• today:

- review direct-mapped single- and multi-word cache
- cache performance, read/write stall cycles
- multi-level cache hierarchy


Addressing (showing bit positions)




- address becomes cache index + tag
- advantage?
- number of tag bits for a cache with n blocks, dealing with m-bit addresses?
- write misses: write to cache + memory




- address becomes cache index + tag
- advantage?
- number of tag bits for a cache with n blocks, dealing with m-bit addresses?
- write misses: write to cache + memory



- address becomes cache index + tag
- advantage?
- number of tag bits for a cache with n blocks, dealing with m-bit addresses?
- write misses: write to cache + memory




- address becomes cache index + tag
- advantage?
- number of tag bits for a cache with n blocks, dealing with m-bit addresses?
- write misses: write to cache + memory




- address becomes cache index + tag
- advantage?
- number of tag bits for a cache with n blocks, dealing with m-bit addresses?
- write misses: write to cache +

Multi-word cache

Addressing (showing bit positions)



Multi-word cache



Direct-mapped caches

- byte: smallest addressable unit of memory
- word size : $w \ge 1$, w in bytes
 - natural granularity of CPU; size of registers
- block size : $k \ge 1$, k in words
 - granularity of cache to memory transfers
- cache size : c >= k, c in words
 - total size of cache storage; number of blocks is (c div k)

Direct-mapped caches

- byte: smallest addressable unit of memory
- word size : w >= 1, w in bytes
 - natural granularity of CPU; size of registers
- block size : $k \ge 1$, k in words
 - granularity of cache to memory transfers
- cache size : c >= k, c in words
 - total size of cache storage; number of blocks is (c div k)
- Lookup byte_address in a direct-mapped cache

```
    word_address = (byte_address div w);
    block_address = (word_address div k);
    block index = (block address mod (c div k) );
```

Direct-mapped caches


```
Invariant: 0 <= block_index < (c div k)</pre>
```

block_index specifies the *only* cache-block where byte_address or word_address can be found


- cache size : c >= k, c in words
 - total size of cache storage; number of blocks is (c div k)
- Lookup byte_address in a direct-mapped cache

```
1. word_address = (byte_address div w);
2. block_address = (word_address div k);
3. block_index = (block_address mod (c div k));
```

1036 1040 1044 1048 1052	Words			
1044 1048 1052				
1048	•			
1052	•			
	•			
1056	•			
1056	•			
1060	•			
1064	•			
1068	•			
1072	•			



Blocks	Words	Bytes	
1024	1036		
	1040	1040	
1040	1044	← 1045	
1040	1048	1052	
}	1052	1053	
	1056	1055	
4056	1060	1064	
1056	1064	1064	
	1068	1070	
1072	1072		



addi	\$3.	\$0.	1044
aaa±	YJ,	YU,	TO44

lw \$4, 4(\$3)

addi \$3, \$3, 11

lb \$6, -4(\$3)

lw \$6, 0(\$3)

Blocks		Words	Bytes	
	1024	1036		
		1040	1040	
	1040	1044	← 1045	
}	1040	1048	1052	
		1052	1053	
		1056	1055	
}	4056	1060	1064	
}	1056	1064	1064	
		1068	1070	
	1072	1072		

addi	\$3,	\$0,	1044
~~~	T - /	<b>T U</b> /	

lw \$4, 4(\$3)

addi \$3, \$3, 11

lb \$6, -4(\$3)


lw \$6, 0(\$3)


lw : load word


lb : load byte

addi: add immediate


lw \$dest offset(\$base)









			Bloo	cks	Wo	ords	B	ytes
addi	\$3, \$0, 1044							
lw	\$4, 4(\$3)			1024		1036		
						1040		1040
addi	\$3, \$3, 11			4040		1044		← 1045
lb	\$6, -4(\$3)			1040		1048		1052
lw	\$6, 0(\$3)	\$3				1052		1053
	40, 0(40,	75				1056		1054 1055
				1056		1060 1064		1064
						1068		1070
				1072		1072		




		Blocks		Words		Bytes	
addi \$3, \$0, 1044							
lw \$4, 4(\$3)			1024		1036		
					1040		1040
addi \$3, \$3, 1					1044		← 1045
lb \$6, -4(\$3)			1040		1048		1052
lw \$6, 0(\$3)	\$3				1052		1053
+0, 0(+0,	33				1056		1054 1055
					1060		1033
			1056		1064		1064
					]		1070
					1068		10/0
			1072		1072		



#### Impact of block size on miss rate



- ↑ block size, ↓ miss rate generally
- large block for small cache:
   miss rate too few blocks
- ↑ block size: ↑ transfer time between cache and main memory





Total cache size (KBytes)


# Multi-word cache: handling misses


- cache miss on read:
  - same way as single-word block
  - bring back the entire multi-word block from memory


- cache miss on write, given write-through cache:
  - single-word block: disregard hit or miss, just write to cache and write buffer / memory
  - do the same for multi-word block?






































• CPU time = (execution cycles + memory stall cycles) × cycle time

- CPU time = (execution cycles + memory stall cycles) × cycle time
- memory stall cycles = read stall cycles + write stall cycles

- CPU time = (execution cycles + memory stall cycles) × cycle time
- memory stall cycles = read stall cycles + write stall cycles
- read stall cycles =

- CPU time = (execution cycles + memory stall cycles) × cycle time
- memory stall cycles = read stall cycles + write stall cycles
- read stall cycles = \frac{\text{reads}}{\text{program}} \times \frac{\text{read miss}}{\text{rate (\%)}} \times \frac{\text{read miss}}{\text{penalty (cycle)}} \text{read miss} \text{read miss}

- CPU time = (execution cycles + memory stall cycles) × cycle time
- memory stall cycles = read stall cycles + write stall cycles
- read stall cycles = reads rate (%) read miss read miss per program read miss per program read miss per read miss per read miss
- write stall cycles =

- CPU time = (execution cycles + memory stall cycles) × cycle time
- memory stall cycles = read stall cycles + write stall cycles
- write stall cycles =  $\frac{\text{writes}}{\text{program}} \times \frac{\text{write miss}}{\text{rate (\%)}} \times \frac{\text{write miss}}{\text{penalty (cycle)}}$ 
  - + write buffer stalls (when full)

#### **Effect on CPU**

• assume hit time insignificant (data transfer time dominated)

let c: CPI-no stall,
 p: miss penalty,
 n: instruction count,
 d: instruction miss rate
 d: data miss rate
 f: load/store frequency

• total memory stall cycles: nip + nfdp

#### **Effect on CPU**

assume hit time insignificant (data transfer time dominated)

```
    let c: CPI-no stall,
    p: miss penalty,
    n: instruction count,
    d: data miss rate
    f: load/store frequency
```

- total memory stall cycles: nip + nfdp
- total CPU cycles without stall: nc
   total CPU cycles with stall: n(c + ip + fdp)

#### **Effect on CPU**

assume hit time insignificant (data transfer time dominated)

```
    let c: CPI-no stall,
    p: miss penalty,
    n: instruction count,
    i: instruction miss rate
    d: data miss rate
    f: load/store frequency
```

- total memory stall cycles: nip + nfdp
- total CPU cycles without stall: nc
   total CPU cycles with stall: n(c + ip + fdp)
- % time on stall:

$$\frac{ip + fdp}{c + ip + fdp}$$

#### **Faster CPU**

• same memory speed, halved CPI

$$- \% \text{ time on stall} = \frac{ip + fdp}{(\frac{1}{2})c + ip + fdp} > \frac{ip + fdp}{c + ip + fdp}$$

lower CPI results in greater impact of stall cycles

### **Faster CPU**

- same memory speed, halved CPI
  - $\text{ % time on stall} = \frac{ip + fdp}{(\frac{1}{2})c + ip + fdp} > \frac{ip + fdp}{c + ip + fdp}$
  - lower CPI results in greater impact of stall cycles
- same memory speed, halved clock cycle time t
  - miss penalty: 2p
  - total CPU time with new clock: n(c + 2ip + 2fdp)


### **Faster CPU**

- same memory speed, halved CPI
  - $\% \text{ time on stall} = \frac{ip + fdp}{(\frac{1}{2})c + ip + fdp} > \frac{ip + fdp}{c + ip + fdp}$
  - lower CPI results in greater impact of stall cycles
- same memory speed, halved clock cycle time t
  - miss penalty: 2p
  - total CPU time with new clock: n(c + 2ip + 2fdp)


$$= \frac{n(c + ip + fdp) \times t}{n(c + 2ip + 2fdp) \times t/2}$$

$$=\frac{c+ip+fdp}{c+2ip+2fdp}\times 2 < 2$$

- how can we look at the cache hierarchy?
  - performance view




- how can we look at the cache hierarchy?
  - performance view
  - capacity view




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy

Regs


- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy
  - abstract hierarchy




- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy
  - abstract hierarchy



- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy
  - abstract hierarchy



- how can we look at the cache hierarchy?
  - performance view
  - capacity view
  - physical hierarchy
  - abstract hierarchy



# Typical scale

- L1
  - size: tens of KB
  - hit time: complete in one clock cycle
  - miss rates: 1-5%
- L2:
  - size: hundreds of KB
  - hit time: a few clock cycles
  - miss rates: 10-20%
- L2 miss rate: fraction of L1 misses also miss L2
  - why so high?
- complex: different block size/placement for L1, L2