
Summary of previous lecture

- number representation: usually two's complement, but other representations possible
- choice depends on hardware size, performance, development time, availability of design tools etc
- ALU:



- develop efficient, regular bit-level design from obvious word-level design
- size/performance trade-offs in different architectures e.g. ripple-carry adder versus carry-select adder

Multiply and divide

(3rd Ed: p.250-274, 4th Ed: p.230-242, 5th Ed: p.183-196)

- implementing multiplication using ALU
- Booth's multiplication algorithm
- implementing division using ALU
- related MIPS instructions
 - mult, multu, div, divu, mfhi, mflo, sll, srl, sra

Multiply: example

- multiplicand \times multiplier = product 2 \times 11 = 22
- idea: sum of multiplicand shifted successively by 1 bit relative to multiplier; CSAA

```
• 0010 mc

× 1011 mp


...0010 \leftarrow mc shifted 0 bit \times bit 0 of mp

..0010. \leftarrow " " 1 " \times " 1 "

+ 0010... \leftarrow " " 3 " \times " 3 "


0010110
```

Multiplication hardware: first version



The multiplicand register, ALU, and Product register are all 64 bits wide, with only the Multiplier register containing 32 bits. The 32-bit multiplicand starts in the right half of the Multiplicand register, and is shifted left 1 bit on each step. The multiplier is shifted in the opposite direction at each step. The algorithm starts with the product initialised to 0. Control decides when to shift the Multiplicand and Multiplier registers and when to write new values into the Product register.


$pr = mp \times mc$




Multiply example using first algorithm

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial Values	001 1	0000 0010	0000 0000
1	1a: 1 => Prod=Prod+Mcand2: Shift left Multiplicand3: Shift right Multiplier	0011 0011 000 1	0000 0010 0000 0100 0000 0100	0000 0010 0000 0010 0000 0010
2	 1a: 1 => Prod=Prod+Mcand 2: Shift left Multiplicand 3: Shift right Multiplier 	0001 0001 0000	0000 0100 0000 1000 0000 1000	0000 0110 0000 0110 0000 0110
3	 0 => no operation Shift left Multiplicand Shift right Multiplier 	0000 0000 000 0	0000 1000 0001 0000 0001 0000	0000 0110 0000 0110 0000 0110
4	 0 => no operation Shift left Multiplicand Shift right Multiplier 	0000 0000 0000	0001 0000 0010 0000 0010 0000	0000 0110 0000 0110 0000 0110

Multiplication hardware: second version




The Multiplicand register, ALU, and Multiplier register are all 32 bits wide, with only the Product register left as 64 bits. Now the product is shifted right.



Multiply example using second algorithm


Iteration	Step	Multiplier	Multiplicand	Product
0	Initial Values	001 1	0010	0000 0000
1	1a: 1 => Prod=Prod+Mcand2: Shift right Product3: Shift right Multiplier	0011 0011 000 1	0010 0010 0010	0010 0000 0001 0000 0001 0000
2	 1a: 1 => Prod=Prod+Mcand 2: Shift right Product 3: Shift right Multiplier 	0001 0001 0000	0010 0010 0010	0011 0000 0001 1000 0001 1000
3	 0 => no operation Shift right Product Shift right Multiplier 	0000 0000 000 0	0010 0010 0010	0001 1000 0000 1100 0000 1100
4	 0 => no operation Shift right Product Shift right Multiplier 	0000 0000 0000	0010 0010 0010	0000 1100 0000 0110 0000 0110

Multiplication hardware: third version



The separate Multiplier register disappeared. The multiplier is placed instead in the right half of the Product register.

$pr = mp \times mc$



Multiply example using third algorithm

Iteration	Step	Multiplicand	Product
0	Initial Values	0010	0000 0011
1	1a: 1 => Prod=Prod+Mcand 2: Shift right Product	0010 0010	0010 0011 0001 000 1
2	1a: 1 => Prod=Prod+Mcand 2: Shift right Product	0010 0010	0011 0001 0001 100 0
3	1: 0 => no operation2: Shift right Product	0010 0010	0001 1000 0000 110 0
4	1: 0 => no operation2: Shift right Product	0010 0010	0000 1100 0000 0110

Booth's insight

- substitute n additions by 1 subtraction, 1 addition
- successive 1s in multiplier mp

 ⇒ successive addition of shifted multiplicand mc

• given number of 1s in mp = k, and initially shifted mc = m, then summing the k terms give: $m + 2m + 2^2m + \cdots + 2^{k-1}m$ (geometric series)

Booth's algorithm

- replace summing k terms $m + 2m + \cdots + 2^{k-1}m$ by 1 subtraction and 1 addition: $-m + 2^km$ (and k shifts to get the 2^k factor)
- proof: let $S = 1+2+\cdots+2^{k-1}$, so $2\times S = 2+4+\cdots+2^{k-1}+2^k$ $S = 2\times S - S = 2^k+(2^{k-1}-2^{k-1})+\cdots+(2-2)-1=2^k-1$
- exercise: check that it works for signed numbers
- algorithm detects a string of 1s in mp:

Comparing the third algorithm and Booth's algorithm for positive numbers

Iteration	Multi-	Original algorithm		Booth's algorithm	
	plicand	Step	Product	Step	Product
0	0010	Initial Values	0000 0110	Initial Values	0000 0110 0
1	0010 0010	 0 => no operation Shift right Product 	0000 0110 0000 001 1	1a: 00 => no operation2: Shift right Product	0000 0110 0 0000 001 1 0
2	0010 0010	1a: 1 => Prod=Prod+Mcand 2: Shift right Product	0010 0011 0001 000 1	1c: 10 => Prod=Prod-Mcand 2: Shift right Product	1110 0011 0 1111 000 1 1
3	0010 0010	1a: 1 => Prod=Prod+Mcand2: Shift right Product	0011 0001 0001 100 0	1d: 11 => no operation 2: Shift right Product	1111 0001 1 1111 000 0 1
4	0010 0010	 0 => no operation Shift right Product 	0001 1000 0000 1100	1b: 01 => Prod=Prod+Mcand2: Shift right Product	0001 1000 1 0000 1100 0

case $\begin{cases} 00: & \text{middle of a string of 0s, no action} \\ 01: & \text{end of a string of 1s, pr} = \text{pr} + \text{shifted mc} \\ 10: & \text{start of a string of 1s, pr} = \text{pr} - \text{shifted mc} \\ 11: & \text{middle of a string of 1s, no action} \\ & \text{then shift right pr} \end{cases}$

Division

- invented by Briggs
- Dividend = Quotient × Divisor + Remainder 74 = 9 × 8 + 2

```
ds 1000/1001010 dd (r ': intermediate value)

-1000 align MSB(ds) and MSB(dd)

0010 r '< ds: q = q ++ <0>


0101 \leftarrow r '\geq ds: q = q ++ <1>

-1000

10 = 1000 r (r = r ' when finished)
```


- compare r´ and ds: calculate r´= r´- ds
 - -r' < 0, r' = r' + ds (restore old value of r')
 - $-r \ge 0$, accept r for further calculation

First version of the division hardware



The Divisor register, ALU, and Remainder register are all 64 bits wide, with only the Quotient register being 32 bits. The 32-bit divisor starts in the left half of the Divisor register and is shifted right 1 bit on each step. The remainder is initialised with the dividend. Control decides when to shift the Divisor and Quotient registers and when to write the new value into the Remainder register.

wl 2017 5.17



Division example using first algorithm

Iteration	Step	Quotient	Divisor	Remainder
0	Initial Values	0000	0010 0000	0000 0111
1	 Rem = Rem - Div Rem<0 ⇒ +Div, sll Q, Q0=0 Shift Div right 	0000 0000 0000	0010 0000 0010 0000 0001 0000	1110 0111 0000 0111 0000 0111
2	 Rem = Rem - Div Rem<0 ⇒ +Div, sll Q, Q0=0 Shift Div right 	0000 0000	0001 0000 0001 0000 0000 1000	1111 0111 0000 0111 0000 0111
3	 Rem = Rem - Div Rem<0 ⇒ +Div, sll Q, Q0=0 Shift Div right 	0000 0000 0000	0000 1000 0000 1000 0000 0100	1111 1111 0000 0111 0000 0111
4	 Rem = Rem - Div Rem≥0 ⇒ sll Q, Q0=1 Shift Div right 	0000 0001 0001	0000 0100 0000 0100 0000 0010	0000 0011 0000 0011 0000 0011
5	 Rem = Rem - Div Rem≥0 ⇒ sll Q, Q0=1 Shift Div right 	0001 0011 0011	0000 0010 0000 0010 0000 0001	0000 0001 0000 0001 0000 0001

dd=7 q=3 ds=2 r=1

To note

- refining division implementation
 - remainder shift left: reduce divisor / ALU size
 - combine quotient and remainder registers
- MIPS instructions
 - multu, divu: unsigned operations
 - result in HI, LO registers
 - mflo: move data from LO register
- exercise: signed numbers in
 - multiplication (3rd Ed: p.180, 4th Ed: p.234, 5th Ed: p.187)
 - division (3rd Ed: p.187, 4th Ed: p.239, 5th Ed: p.193)