

Adithya Rajagopal

**HW\_LAB\_1\_A:** Schematic view for simple\_adder.





# **Assignment 1**Adithya Rajagopal

# **Timing report:**

```
dc shell> report timing
************
Report : timing
           -path full
            -delay max
          -max paths 1
Design : simple adder
Version: P-2019.03-SP1-1
Date : Sun Jan 15 21:31:27 2023
Operating Conditions: ssOp95v125c Library: saed32rvt ssOp95v125c
Wire Load Model Mode: enclosed
   Startpoint: dff a/q_reg
                        (rising edge-triggered flip-flop clocked by CLK)
   Endpoint: dff sum/g reg
                     (rising edge-triggered flip-flop clocked by CLK)
   Path Group: CLK
   Path Type: max
   Des/Clust/Port Wire Load Model Library
   simple_adder ForQA saed32rvt_ss0p95v125c
                                                                          Incr Path
   Point

      clock CLK (rise edge)
      0.00
      0.00

      clock network delay (ideal)
      0.00
      0.00

      dff_a/q_reg/CLK (SDFFARX1_RVT)
      0.00
      0.00 r

      dff_a/q_reg/Q (SDFFARX1_RVT)
      0.20
      0.20 f

      dff_a/q (dff_4)
      0.00
      0.20 f

      U2/S (FADDX1_RVT)
      0.15
      0.35 r

      dff_sum/d (dff_0)
      0.00
      0.35 r

      dff_sum/q_reg/D (SDFFARX1_RVT)
      0.00
      0.35 r

      data_arrival_time
      0.35

   data arrival time
                                                                                           0.35

      clock CLK (rise edge)
      0.50
      0.50

      clock network delay (ideal)
      0.00
      0.50

      dff_sum/q_reg/CLK (SDFFARX1_RVT)
      0.00
      0.50 r

      library setup time
      -0.12
      0.38


      data required time
      0.20

  data required time 0.38 data arrival time -0.35
   slack (MET)
                                                                                           0.03
dc shell>
```

Adithya Rajagopal

# HW\_LAB\_1\_B:

Schematic view



# Report timing:

```
genus:root: 3> report_timing
 Generated by:
                         {\tt Genus(TM) \ Synthesis \ Solution \ 21.12-s068\_1}
                         Jan 15 2023 11:16:04 pm
 Generated on:
 Module:
                         simple adder
 Operating conditions: _nominal_ (balanced_tree)
 Wireload mode:
                         enclosed
 Area mode:
                         timing library
Path 1: MET (62 ps) Late External Delay Assertion at pin cout
         Group: CLK
    Startpoint: (R) dff_cout_q_reg/CLK
Clock: (R) CLK
      Endpoint: (R) cout
         Clock: (R) CLK
                    Capture
                                  Launch
       Clock Edge:+
                        500
      Src Latency:+
                         0
                                       0
      Net Latency:+
          Arrival:=
                        500
    Output Delay:-
Required Time:=
                        250
                        250
     Launch Clock: -
                         Θ
        Data Path:-
                        188
            Slack:=
                         62
Exceptions/Constraints:
 output_delay
                          250
                                          ou_del_2_1
 Delay Arrival
                  Cell
                          Flags
                                    Timing Point
  (ps) (ps)
           0 (arrival) - dff_cout_q_reg/CLK
     0
   188
           188 DFFARX1_RVT -
                                    dff_cout_q_reg/Q
     0
           cout
```


## Adithya Rajagopal

# **Comparison Table**

Constraints	DC	Genus
Cell Count	11	7
Combinational Cell	6	2
Count		
Sequential Cell Count	5	5
Cell Area	56.92826	41.68
WNS	0	0
TNS	0	0
Violation count	0	0


# HW\_LAB\_1\_C:

### **FE RTL Waveform**




Adithya Rajagopal

In detail RTL Waveform for comparison,




#### **BE Netlist Waveform**



Adithya Rajagopal

In Detail Waveform for the same



# Comparison statement between FE RTL vs BE Netlist

Waveforms are same for both Front end and Back end hence the RTL and generated netlist has same functionality.

# **Questa Commands**

vlib: creates a design library

**vmap:** Defines the mapping between a logical library name and a directory


vlog: Compiles all the Verilog files

vsim: Starts the VHDL/Questa simulator

# Adithya Rajagopal

## HW LAB 1 D:

LEC equivalency.



# Commands used in LEC:

Commands	Description
Lec -dofile	Lec tool is invoked and
	commands in dofile is
	executed
Lec -tclmode	Lec tool is invoked in tclmode

# **Assignment 1**Adithya Rajagopal

Commands	Description
Read_design	Reads the RTL or netlist or
	library files required for the lec
	run
Set_system_mode	To switch system modes
Add_compared_points	To specify which mapped
	points conformal compares.
compare	Compare the points added in
	the list and tells whether he
	key points are equivalent or
	not.

# HW\_LAB\_1\_E:

https://github.com/adithyakashyap95/lab1-adit5