

# DAY-64 #100DAYSOFRTL


**Aim:-** Implementation of Fixed Priority Arbiter using Verilog.

### **RTL CODE:-**

#### **TESTBENCH:-**

```
module Day_64_tb();
   reg clk, rst;
   reg [3:0] Req;
   wire [3:0] GNT;
   Day_64 uut(clk,rst,Req,GNT);
O always #5 clk=~clk;
O |initial clk=0;
   initial begin
O |clk=0;
| rst=0;
O |Req=4'b0;
O #10;
O |rst=1;
O [@(posedge clk) Req=4'b0100;
O @(posedge clk) Req=4'b1011;
O @(posedge clk) Req=4'b0110;
O @(posedge clk) Req=4'b1101;
O |@(posedge clk) Req=4'b0011;
O @(posedge clk) Req=4'b0011;
O @(posedge clk) Req=4'b1000;
O |#10;
○→$finish();
   end
   endmodule
```

## **WAVEFORMS:-**



## **SCHEMATIC:-**

