

DAY-63 #100DAYSOFRTL

Aim:- Implementation of NEGATIVE EDGE DETECTOR using Verilog.

RTL CODE:-

```
////DATE:-03/03/2024
////DAY-63
////Implementation of NEGATIVE EDGE DETECTOR
module Day_63(input clk,data,
output NegativeDetector);
reg data_d;
always @(posedge clk) begin
Odata_d<=data;
end
Odata_dsign NegativeDetector=(~data)&(data_d);
endmodule</pre>
```

TESTBENCH:-

```
module Day_63_tb();
   reg clk;
   reg data;
   wire NegativeDetector;
   Day 63 uut(clk,data,NegativeDetector);
O always #5 clk=~clk;
O |initial clk=0;
    initial begin
O data=1;
O #15; data=0;
O #20;data=1;
#15;data=0;
O #20; data=1;
O #15;data=0;
|#20;data=1;
O #15; data=0;
O |#20;data=1;
| #15;data=0;
| #20; data=1;
| #15;data=0;
#20;data=1;
#15; data=0;
#20;data=1;
#15;data=0;
   lend.
    endmodule
```

WAVEFORMS:-



SCHEMATIC:-



