


DAY-99 #100DAYSOFRTL

Aim:- Implementation of Frequency Divider by 1.5.



RTL CODE:-

```
////DATE:-08/04/2024
   !///DAY-99
   ///Implementation of Frequency Divider by 1.5
   module Day_99(input clk,rst,en, output div1point5);
   wire div3;
   wire w1;
   wire w2;
   reg [1:0] cnt;
O always@(posedge clk) begin
O ¦if(rst)
O |cnt<=2'd0;
O else if (en) begin
O if (cnt==2'd2)
O |cnt<=0;
   else
O |cnt<=cnt+1;
   end
   end
   dff dflipflop(clk,rst,cnt[1],w1);
or g1(div3,cnt[1],w1);
   Mux_2x1 Mux(clk, (~clk), div3, w2);
   TFF T1(w2,rst,1'b1,div1point5);
   endmodule
```

```
module dff(input clk,rst, D, output reg q);
| O always @(negedge clk) begin
if(rst)
 O |q<=0;
   else begin
| Case(D)
  O 1'b0:q<=0;
  O 1'b1:q<=1;
    endcase
    end
    end
    |endmodule
    module Mux_2x1(input A,B,Sel, output y);
 o assign y=(Sel)?A:B;
    |endmodule
    module TFF(input clk, rst, T, output reg q);
| O always @(posedge clk) begin
| O |if(rst)
 else begin | case(T)
 O |1'b0:q<=q;
 O 1'b1:q<=~q;
    endcase
    end
    end
     endmodule
```

TESTBENCH:-

```
module Day_99_tb();
reg clk,rst,en;
wire div1point5;
Day_99 uut(clk,rst,en,div1point5);

always #5 clk=~clk;
initial clk=0;
initial begin

rst=1; #10;
rst=0;
en=1;
end
endmodule
```

WAVEFORMS:-



SCHEMATIC:-

