



DAY-91


#100DAYSOFRTL

Aim:- Implementation of 4-BIT Ring Counter using Verilog HDL.

RTL CODE:-

```
| //Date:-31/03/2024
| //DAY-91
| //Implementation of 4-BIT Ring Counter
| module Day_91(input clk,rst, output [3:0] q);
|   reg [3:0] A;
|   always@(posedge clk) begin
|     if(rst)
|       A<=4'b0001;
|     else begin
|       A<=A<<1;
|       A[0]<=A[3];
|     end
|   end
|   assign q=A;
| endmodule
```


WAVEFORMS:-



TESTBENCH:-

```
module Day_91_tb();  
  reg clk,rst;  
  wire [3:0] q;  
  Day_91 uut(clk,rst,q);  
  ○ always #5 clk=~clk;  
  ○ initial clk=0;  
  initial begin  
  ○ rst=1; #10;  
  ○ rst=0;  
  end  
endmodule
```

SCHEMATIC:-



=====