

DAY-47 #100DAYSOFRTL

Aim:- Implementation of JK Flipflop using Verilog.

RTL CODE:-

```
////DAY-47
   ////DATE:-16/02/2024
   ////Implementation of JK-FLIPFLOP
   module Day_47(input J,K,rst,clk,
   output reg q,qbar);
O always@(posedge clk) begin
O hif(rst) begin
O |q<=0;
O |qbar<=1;
   end
   else begin
O case({J,K})
|2'b00:{q,qbar}<={q,qbar};</pre>
0  '2'b10:{q,qbar}<={2'b10};</pre>
2'b11:{q,qbar}<={qbar,q};</pre>
   default: begin end
   endcase
   .
end
   end'
   endmodule
```


TESTBENCH:-

```
module Day 47 tb();
   reg J,K,rst,clk;
   wire q,qbar;
   Day_47 uut(J,K,rst,clk,q,qbar);
O always #5 clk=~clk;
O initial clk=0;
O rst=1; #10;
O |$display("J=%b,K=%b,q=%b,qbar=%b",J,K,q,qbar);
O {{J,K}=2'b01; #10;
$\display("J=\(\frac{1}{2}\), K=\(\frac{1}{2}\), q=\(\frac{1}{2}\), qbar=\(\frac{1}{2}\), J, K, q, qbar);
O {{J,K}=2'b10; #10;
$\display("J=\b,K=\b,q=\b,qbar=\b",J,K,q,qbar);
O {J,K}=2'b11; #10;
$\display("J=%b,K=%b,q=%b,qbar=%b",J,K,q,qbar);
○→$finish();
    end
   endmodule
```

OUTPUT:-

J=0, K=0, q=0, qbar=1 J=0, K=1, q=0, qbar=1 J=1, K=0, q=1, qbar=0 J=1, K=1, q=0, qbar=1

WAVEFORMS:-



SCHEMATIC:-

