



DAY-90


#100DAYSOFRTL

Aim:- Implementation of 4-BIT SYNCHRONOUS Up/Down Counter using T Flipflops.

RTL CODE:-

```
1 //DATE:-30/03/2024
2 //DAY-90
3 //Implementation of 4-Bit Synchronous up/down Counter with control input m using T flipflop
4 module Day_90(input clk,rst,m, output [3:0] q);
5     wire w1,w2,w3;
6     wire [3:0]qbar;
7     assign w1=(q[0]&q[1]&(~m))|((~q[0])&(~q[1])&(m)); //m is a control input 0 for up and 1 for down counting.
8     assign w2=(q[0]^m);
9     assign w3=(q[2]&q[1]&q[0]&(~m))|((~q[2])&(~q[1])&(~q[0])&m);
10    tff t1(clk,rst,1'b1,q[0],qbar[0]);
11    tff t2(clk,rst,w2,q[1],qbar[1]);
12    tff t3(clk,rst,w1,q[2],qbar[2]);
13    tff t4(clk,rst,w3,q[3],qbar[3]);
14 endmodule
15
16 module tff(input clk,rst,T,
17     output reg q,output qbar);
18     always@(posedge clk) begin
19         if(rst)
20             q<=0;
21         else begin
22             case(T)
23                 1'b0:q<=q;
24                 1'b1:q<=~q;
25             endcase
26         end
27     end
28     assign qbar=~q;
29 endmodule
```

WAVEFORMS:-



TESTBENCH:-

```
module Day_90_tb();  
  reg clk,rst,m;  
  wire [3:0]q;  
  Day_90 uut (clk,rst,m,q);  
  always #5 clk=~clk;  
  initial clk=0;  
  initial begin  
    rst=1; #10;  
    rst=0;  
    m=0;  
    #200;  
    m=1;  
    #200;  
    $finish();  
  end  
endmodule
```

SCHEMATIC:-

