

DAY-51 #100DAYSOFRTL

Aim:- Implementation of SR-GATED NAND LATCH using Verilog.

RTL CODE:-

TESTBENCH:-

```
module Day_51_Latch_tb();
    reg S,R,EN;
    wire q,qbar;///Unit Under Test
   Day_51_Latch uut(S,R,EN,q,qbar);
   initial begin
O EN=1; //#10;
O |S=0; R=0; #10;
$\display("S=\b,R=\b,EN=\b,q=\b,qbar=\b",S,R,EN,q,qbar);
O S=0; R=1; #10;
O |$display("S=%b,R=%b,EN=%b,q=%b,qbar=%b",S,R,EN,q,qbar);
O S=1; R=0; #10;
$\footnote{\partial}$\display("S=\partial b, R=\partial b, EN=\partial b, q=\partial b, qbar=\partial b", S, R, EN, q, qbar);
O |S=1; R=1; #10;
$\frac{\$\display(\"S=\$\b, R=\$\b, EN=\$\b, q=\$\b, q\ar=\$\b", S, R, EN, q, q\text{bar});
   initial begin
O |#100;

$finish();
    end
   endmodule
```

OUTPUT:-

```
S=0,R=0,EN=1,q=x,qbar=x
S=0,R=1,EN=1,q=0,qbar=1
S=1,R=0,EN=1,q=1,qbar=0
S=1,R=1,EN=1,q=1,qbar=1
```

WAVEFORMS:-

						27.960 ns							
Name	Value	0.000 ns	10.000 ns	20.000 ns		30.000 ns	40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns	90.000 ns	
₩ s	1												
₩ R	0												
₩ EN	1												
¼ q	1												
V qbar	0												

SCHEMATIC:-




