

# DAY-58 #100DAYSOFRTL

**Aim:-** Implementation of Left and Right Shift Registers using Verilog.

### **RTL CODE:-**

```
:////DATE:-27/02/2024
   !///DAY-58
   1////Implementation of Left and right shift Registers
   module Day_58(input clk,rst,lrbar,
   input [3:0] i,output reg [3:0] y);
O |always @(posedge clk) begin
O dif(rst)
O y<=4'b0000;
   else!
   begin
O if(lrbar)
O y<=(i<<1);</pre>
   else!
end
   end
   |endmodule
```

#### **OUTPUT:-**

```
Time resolution is 1 ps
clk=0,rst=0,lrbar=0,i=0100,y=0010
clk=0,rst=0,lrbar=1,i=0100,y=1000
```

## **WAVEFORMS:-**



#### **TESTBENCH:-**

```
module Day_58_tb();
   reg clk, rst, lrbar;
   reg [3:0] i;
   wire [3:0] y;
   Day 58 uut(clk,rst,lrbar,i,y);
O |always #5 clk=~clk;
O |initial clk=5;
   initial begin
O rst=1; #10;
O |rst=0;
O |lrbar=0;
O i=4'b0100;
O #10;
$\display("clk=\d,rst=\d,lrbar=\d,i=\b,y=\b",clk,rst,lrbar,i,y);
O |lrbar=1;
O i=4'b0100;
O #10;
O $\$\display(\"clk=\%d,\rst=\%d,\lrbar=\%d,i=\%b,y=\%b\",\clk,\rst,\lrbar,i,y);
   end
   initial begin
O \#100;
⇒$finish();
   end
   endmodule
```

## **SCHEMATIC:-**



