

## DAY-75 #100DAYSOFRTL

# **Aim:-** Implementation of 16-BIT DEPTH SYNCHRONOUS FIFO(First-in First-out).


#### **RTL CODE:-**

```
.
:////DATE:-15/03/2024
   !////DAY-75
   /////Implementation of 16 BIT FIFO
   module Day_75(input clk,rst,wr,rd,
   input [7:0] data in, output empty, full,
   output reg [7:0] data out);
o reg [3:0] wptr,rptr=0;
oreg [4:0] cnt=0;
   reg [7:0] mem[15:0];
O always @(posedge clk) begin
O 'if(rst==1'b1)
   begin
wptr<=0;</pre>
O |rptr<=0;
O |cnt<=0;
   end
O |else if(wr && (!full))
   begin
mem[wptr]<=data in;</pre>
O wptr<=wptr+1;
O |cnt<=cnt+1;
   end
O else if(rd && (!empty))
   begin,
data out<=mem[rptr];</pre>
O rptr<=rptr+1;
O cnt<=cnt-1;
   end!
assign empty=(cnt==0)?1'b1:1'b0;
o 'assign full=(cnt==16)?1'b1:1'b0;
   endmodule:
```

#### **TESTBENCH:-**

```
module Day_75_tb();
   reg clk, rst, wr, rd;
   reg [7:0] data_in;
   wire empty, full;
   wire [7:0] data out;
   Day_75 uut(clk,rst,wr,rd,data_in,empty,full,data_out);
O always #5 clk=~clk;
o initial clk=0;
   initial begin
O |rst=1;
O \#10;
O |rst=0;
○ wr=1; ////Testing for write data
O |data_in=8'd123;
O #10;
O wr=1; ////Testing for write data
O |data_in=8'd12;
O #10;
O wr=1; ////Testing for write data
O |data_in=8'd97;
O ¦#10;
O |rd=1;
   //rd=1;
O #300;
○⇒$finish();
   end
   endmodule
```

#### **WAVEFORMS:-**



### **SCHEMATIC:-**

