


DAY-72 #100DAYSOFRTL

Aim:- Implementation of JK F/F TO T F/F using Verilog.

RTL CODE:-

```
:////DATE:-12/03/2024
   !///DAY-72
   ////Implementation of JK FF TO T FF
   module Day_72_(input clk,rst,T,
   output q,qbar);
   |Jkff jkff(clk,rst,T,T,q,qbar);
   endmodule
   module Jkff(input clk,rst,J,K,
   output reg q, qbar);
O always@(posedge clk) begin
O if(rst) begin
O 'q<=0;
O |qbar<=1;
   end
   else begin
O |case({J,K})
0 2'b00:{q,qbar}<={q,qbar};</pre>
O 2'b01:{q,qbar}<={1'b0,1'b1};
0 '2'b11:{q,qbar}<={qbar,q};</pre>
   default: begin end
   endcase!
   end
   end
   endmodule
```

WAVEFORMS:-



TESTBENCH:-

```
module Day_72_tb();
   reg clk,rst,T;
   wire q,qbar;
   Day_72_ uut(clk,rst,T,q,qbar);
O always #5 clk=~clk;
O |initial clk=0;
   initial begin
O |rst=1; #10;
O |rst=0;
O T=0; #20;

○ \| T=1; #30;

O T=0; #20;
O |T=1; #30;
O T=0; #20;
O T=1; #30;
O T=0; #20;
O T=1; #30;
○⇒$finish();
   end
   endmodule!
```

SCHEMATIC:-

