



## DAY-50

### #100DAYSOFRTL

**Aim:-** Implementation of 32-bit RAM using Verilog.

#### RTL CODE:-

```
1 //Day-50
2 //DATE:-19/02/2024
3 //32-BIT RAM
4 module Day_50(input clk,wr, rd,rst,
5 input [31:0] data_in,
6 input [4:0] addr,
7 output [31:0] data_out);
8 reg [31:0] ram [0:31];
9 always @(posedge clk) begin
10 if(rst) begin
11 ram[addr]<=32'd0;
12 end
13 else begin
14 if(wr)
15 ram[addr]<=data_in;
16 end
17 end
18 assign data_out=rd?ram[addr]:32'dz;
19 endmodule
20
```


#### OUTPUT:-

```
wr=1,data_in= 303379748,addr= 1
rd=1,addr= 1,data_out= 303379748
wr=1,data_in=2223298057,addr= 3
rd=1,addr= 3,data_out=2223298057
wr=1,data_in= 112818957,addr=13
rd=1,addr=13,data_out= 112818957
wr=1,data_in=2999092325,addr=18
rd=1,addr=18,data_out=2999092325
wr=1,data_in= 15983361,addr=13
rd=1,addr=13,data_out= 15983361
wr=1,data_in= 992211318,addr=29
rd=1,addr=29,data_out= 992211318
wr=1,data_in=1993627629,addr=12
rd=1,addr=12,data_out=1993627629
wr=1,data_in=2097015289,addr= 6
rd=1,addr= 6,data_out=2097015289
wr=1,data_in=3807872197,addr=10
rd=1,addr=10,data_out=3807872197
```


## TESTBENCH:-

```
1 module Day_50_tb();
2   reg clk,wr,rd,rst;
3   reg [31:0] data_in;
4   reg [4:0] addr;
5   wire [31:0] data_out;
6   Day_50 uut(clk,wr,rd,rst,data_in,addr,data_out);
7   always #5 clk=~clk;
8   initial clk=0;
9   initial begin
10    rst=1; #10;
11    rst=0;
12    for(int i=0; i<15; i=i+1) begin
13      wr=1'b1;
14      data_in=$random();
15      addr=$random();
16      #10;
17      $display("wr=%b,data_in=%d,addr=%d",wr,data_in,addr);
18      #10;
19      rd=1'b1;
20      #10;
21      $display("rd=%b,addr=%d,data_out=%d",wr,addr,data_out);
22    end
23  end
24  initial begin
25    #400;
26    $finish();
27  end
28 endmodule
29
```

## WAVEFORMS:-



## SCHEMATIC:-



=====