

DAY-43 #100DAYSOFRTL

Aim:- Implementation of Full Subtractor using Verilog.

RTL CODE:-

```
///DAY-43
2 ¦
        !////DATE:-12/02/2024
3 🗀
        ////Full Subtractor
4 🖶
        module FS(input A,B,C,
5 !
        output b,d);
    O assign d=A^B^C;
6
    O |assign b=(~A)&B|B&C|C&(~A);
7
8 🖨
        endmodule
9
```

TESTBENCH:-

```
module FS_tb();
       reg A,B,C;
       wire b,d;
       FS uut (A, B, C, b, d);
A=$random();
    O B=$random();
    | C=$random();
| #10;
| $display("A=%b,B=%b,C=%b,b=%b,d=%b",A,B,C,b,d);
10
11
12
    0 #10;
13 🖨
       end
14 🖨
       end
15 🖯
       initial begin
    O #200;
16

$finish();
        endmodule
```

OUTPUT:-

```
A=0,B=1,C=1,b=1,d=0

A=1,B=1,C=1,b=1,d=1

A=1,B=0,C=1,b=0,d=0

A=1,B=0,C=1,b=0,d=0

A=1,B=0,C=1,b=0,d=0

A=0,B=1,C=0,b=1,d=1


A=1,B=1,C=0,b=0,d=0

A=1,B=0,C=0,b=0,d=1

A=0,B=1,C=0,b=1,d=1

A=1,B=1,C=0,b=1,d=1
```

WAVEFORMS:-



SCHEMATIC:-

