



DAY-40

#100DAYSOFRTL

Aim:- Implementation of Clock Buffer.

Clock buffers have equal rise and falltime. This prevents the duty cycle of the clock signal from changing when it passes through a chain of clock buffers. Normal buffers are designed with a W/L ratio such that the sum of rise time and fall time is minimum. They too are having High Drive Strength.

RTL CODE:-

```
1  ///Day-40
2  ///Date:-09/02/2024
3  ///Implementation of Clock Buffer in Verilog
4  ///Clock buffers have equal rise and falltime.
5  ///This prevents duty cycle of clock signal from
6  ///changing when it passes through a chain of clock buffers.
7  module Clk_buffer(input clk,
8  output bclk);
9  buf b1(bclk,clk);
10 endmodule
11
```


TESTBENCH:-

```
1  module Clk_buffer_tb();
2  reg clk;
3  wire bclk;
4  Clk_buffer uut(clk,bclk);
5  initial begin
6  for(int i=0; i<20; i=i+1) begin
7  clk=$random();
8  #10;
9  end
10 end
11 initial begin
12 #1000;
13 $finish();
14 end
15 endmodule
```

SCHEMATIC:-



WAVEFORMS:-



=====