

DAY-60 #100DAYSOFRTL

Aim:- Implementation of BCD TO 7 SEVEN SEGMENT DISPLAY using Verilog.

RTL CODE:-

```
1 \(\Date: -29/02/2024\)
2 ! ////DAY-60
3 ♠ ////Implementation of BCD TO 7 SEVEN DISPLAY
4 ⊕ module Day_60(input [3:0] BCD,
5 | output reg [6:0] S);
6 □ always @(BCD) begin
7 (BCD)
8  4'b0000: S=7'b0111111; ///Display 0
11  4'b0011: S=7'b1001111; ///Display 3
12 4'b0100: S=7'b1100110; //Display 4
15 4'b0111: S=7'b0000111; ///Display 7
16 4'b1000: S=7'b1111111; ///Display 8
18 default: S=7'b0;
19 endcase
20 🖨 end
21 \bigcirc endmodule
22 :
```


OUTPUT:-

```
Time resolution is 1 ps
BCD=0000,S=0111111
BCD=0010,S=1011011
BCD=0100,S=1100110
BCD=1000,S=1111111
BCD=1001,S=1100111
```

TESTBENCH:-

```
1 module Day_60_tb();
   reg [3:0] BCD;
    wire [6:0] S;
4 Day_60 uut(BCD,S);
5 👨 initial begin
  $monitor("BCD=%b,S=%b",BCD,S);
   BCD=4'b0000;
8 | #10;
9 ! BCD=4'b0010;
10 | #10;
11 | BCD=4'b0100;
12 | #10;
13 | BCD=4'b1000;
14 | #10;
15 | BCD=4'b1001;
16 | #10;
17 🖨 end
18 🖯 initial begin
19 | #70;
20 $finish();
21 🖨 end
22 🖨 endmodule
```

WAVEFORMS:-



SCHEMATIC:-

