

DAY-39 #100DAYSOFRTL

Aim:- Implementation of Tri-state Buffer.

RTL CODE:-

```
////DAY-39
////DATE:-08/02/2024
////Implemenation of Tristate buffer in verilog
module Tristate_Buf(input A,en,
output reg Y);
O |always @(A or en) begin
O |if(en) begin
O |Y=A;
end
|else begin
O |Y=1'bz;
end
|end
|end
|endmodule
```

TESTBENCH:-

```
module Tristate Buf tb();
   reg A, en;
   wire Y;
   ////Unit Under Test
   Tristate_Buf uut(A,en,Y);
   ¦initial begin
O |for(int i=0; i<10; i++) begin
A=$random();
O en=$random();
O ¦#10;
$\display("A=\d,en=\d,Y=\d",A,en,Y);
O #10;
   end!
   end
   initial begin
O #130;
○→$finish;
   end
   endmodule
```

OUTPUT:-

A=0, en=1, Y=0

A=1, en=1, Y=1


A=1, en=1, Y=1

A=1, en=0, Y=z

A=1, en=1, Y=1

A=0,en=1,Y=0

SCHEMATIC:-



WAVEFORMS:-

							00.215 NS			
Na	ame	Value	0.000 ns	20.000 ns	40.000 ns	60.000	ns	80.000 ns	100.000 ns	120.000 r
1	- A	1								
1	- en	0								
ı	₽ Y	Z								

