



DAY-64

#100DAYSOFRTL

Aim:- Implementation of **Fixed Priority Arbiter** using Verilog.


RTL CODE:-

```
1 //DATE:-04/03/2024
2 //DAY-64
3 //Implementation of Fixed Priority Arbiter
4 module Day_64(input clk,rst,
5   input [3:0] Req, output reg [3:0] GNT);
6   always@(posedge clk) begin
7       if(!rst)
8           GNT<=4'b0000;
9       else if(Req[0])
10          GNT<=4'b0001;
11       else if(Req[1])
12          GNT<=4'b0010;
13       else if(Req[2])
14          GNT<=4'b0100;
15       else if(Req[3])
16          GNT<=4'b1000;
17       else
18          GNT<=4'b0000;
19   end
20 endmodule
```

TESTBENCH:-

```
module Day_64_tb();
    reg clk,rst;
    reg [3:0] Req;
    wire [3:0] GNT;
    Day_64 uut(clk,rst,Req,GNT);
    always #5 clk=~clk;
    initial clk=0;
    initial begin
        clk=0;
        rst=0;
        Req=4'b0;
        #10;
        rst=1;
        @(posedge clk) Req=4'b0100;
        @(posedge clk) Req=4'b1011;
        @(posedge clk) Req=4'b0110;
        @(posedge clk) Req=4'b1101;
        @(posedge clk) Req=4'b0011;
        @(posedge clk) Req=4'b0011;
        @(posedge clk) Req=4'b1000;
        #10;
        $finish();
    end
endmodule
```

WAVEFORMS:-



SCHEMATIC:-

