

DAY-71 #100DAYSOFRTL

Aim:- Implementation of SR F/F TO T F/F using Verilog.

RTL CODE:-

```
////DATE:-11/03/2024
   ///DAY-71
   ///Implementation of SR FF TO T FF
   module Day_71(input clk,rst,T,
   output q,qbar );
   wire w1,w2;
O and g1(w1,T,qbar);
o and g2(w2,T,q);
   SRff SRFF(clk,rst,w1,w2,q,qbar);
   endmodule
   ////SR Flipflop
   module SRff(input clk,rst,S,R,
   output reg q,
   output qbar);
O always@(posedge clk) begin
O |if(rst) q<=0;</pre>
   else begin
O case({S,R})
O 2'b00:q<=q; ///No change
O |2'b01:q<=0; ///reset
O 2'b10:q<=1; ///set
O 2'b11:q<=1'bx; ///Invalid inputs
   endcase
   end
   end
O assign qbar=~q;
   endmodule
```

WAVEFORMS:-



TESTBENCH:-

```
module Day_71_tb();
   reg clk,rst,T;
   wire q,qbar;
   Day_71 uut(clk,rst,T,q,qbar);
O always #5 clk=~clk;
O initial clk=0;
   initial begin
O rst=1; #10;
O |rst=0;
O T=0; #30;
O T=1; #20;
O T=0; #30;
O |T=1; #20;
O T=0; #30;
O T=1; #20;
O T=0; #30;
O T=1; #20;

$finish();
   end
   endmodule
```

SCHEMATIC:-



