



DAY-61

#100DAYSOFRTL

Aim:- Implementation of **BINARY TO ONE-HOT ENCODER** using Verilog.

RTL CODE:-

```
1 //DATE:-01/03/2024
2 //DAY-61
3 //Implementation of BINARY TO ONE-HOT ENCODER of
4 //both MSB TYPE AND LSB TYPE USING ENABLE INPUT.
5 module Day_61(input [4:0] bin,
6 input en,
7 output reg [31:0] One_hot_cold);
8 always@(*) begin
9 if(en) begin
10 One_hot_cold=1'b1<<bin;
11 end
12 else
13 One_hot_cold=1'b1>>bin;
14 end
15 endmodule
```


TESTBENCH:-

```
1 module Day_61_tb();
2 reg [4:0] bin;
3 reg en;
4 wire [31:0] One_hot_cold;
5 Day_61 uut(bin,en,One_hot_cold);
6 initial begin
7 for(integer i=0; i<32; i=i+1) begin
8 bin=$random();
9 en=$random();
10 #10;
11 $display("bin=%b,en=%d,One_hot_cold=%b",bin,en,One_hot_cold);
12 #10;
13 end
14 end
15 initial begin
16 #400;
17 $finish();
18 end
19 endmodule
```

OUTPUT:-

[illegible]

WAVEFORMS:-



SCHEMATIC:-

