

# DAY-65 #100DAYSOFRTL

**Aim:-** Implementation of SR F/F TO D F/F using Verilog.

## **RTL CODE:-**

```
////DATE:-05/03/2024
   !////DAY:-65
   /////Implementation of SR flipflop to D flipflop
   module srff_Dff(input D,clk,rst,output q,qbar);
   Day 46 srff(D, (~D), rst, clk, q, qbar);
   endmodule!
   module Day_46(input S,R, rst,clk,
   output reg q,qbar);
O |always @(posedge clk) begin
O hif(rst) begin
q<=0; qbar<=1;</pre>
   end
   else begin
O |case({S,R})
0 2'b00:{q,qbar}<={q,qbar};</pre>
0 |2'b01:{q,qbar}<={1'b0,1'b1};</pre>
O 2'b10:{q,qbar}<={1'b1,1'b0};
0 2'b11:{q,qbar}<={1'bx,1'bx};</pre>
   default: begin end
   endcase
   end
   end
   endmodule!
```

#### **WAVEFORMS:-**



## **TESTBENCH:-**

```
module srff_Dff_tb();
   reg D, clk, rst;
   wire q,qbar;
   srff_Dff uut(D,clk,rst,q,qbar);
O always #5 clk=~clk;
O always #50 D=~D;
O |initial clk=0;
   initial begin
\bigcirc D=0;
O |rst=1;
O \#10;
O rst=0; #100;
O rst=1; #10;
O |rst=0;
O lend
   endmodule
```

# **SCHEMATIC:-**



