

DAY-14 #100DAYSOFRTL

Aim:- Implementation of BCD adder Using Verilog.

RTL CODE:-

```
1 0 ////DATE:-14/01/2024
 2 \(\hat{\rightarrow}\) ///4-BIT BCD ADDER
 3 ♥ module BCD Adder(
 4 input [3:0] A,B,
 5 input Cin, output reg [7:0] Sum,
     output reg Cout);
 7 reg [7:0] Temp_Sum;
 8 🖯 always @(*)
 9 🖯 begin
10 | Temp_Sum=A+B+Cin;
11 🖯 if(Temp_Sum>9) begin
12 Temp_Sum=Temp_Sum+4'b0110;
13 | Cout=1;
14 | Sum=Temp_Sum[7:0];
15 \stackrel{\triangle}{\hookrightarrow} end
16 \stackrel{\triangle}{\hookrightarrow} else begin
17 | Cout=0;
18 | Sum=Temp_Sum[7:0];
19 🖨 end
20 🖨 end
21 \bigcirc endmodule
```

OUTPUT:-

```
A= 6,B=12,Cin=0,Sum=00011000,Cout=1
A= 6,B= 1,Cin=1,Sum=00001000,Cout=0
A= 6,B= 7,Cin=1,Sum=00010100,Cout=1
A= 7,B= 4,Cin=1,Sum=00010010,Cout=1
A= 8,B= 5,Cin=0,Sum=00010011,Cout=1
```

WAVEFORMS:-



TESTBENCH:-

```
1 module BCDadder_tb();
2 | reg [3:0]A,B;
3 | reg Cin;
4 | wire [7:0] Sum;
   wire Cout;
6 | BCD_Adder dut(.A(A),.B(B),.Cin(Cin),.Sum(Sum),.Cout(Cout));
7 🖯 initial begin
A=6; B=12;
10 ¦ Cin=0;
11 | #10;
12 A=6; B=1;
13 !
   Cin=1;
14
   #10;
15 A=6; B=7;
16 | Cin=1;
17 ; #10;
18 | A=7; B=4;
19 | Cin=1;
20 ! #10;
21 ¦ A=8; B=5;
22 | Cin=0;
23 #10;
24 🖨 end
25 \bigcirc initial begin
26 | #90;
27 | $finish();
28 🖨 end
29 🖨 endmodule
```

SCHEMATIC:-




