

DAY-48 #100DAYSOFRTL

Aim:- Implementation of D Flipflop using Verilog.

RTL CODE:-

```
///DAY-48
   :///DATE:-17/02/2024
   ////Implementation of D-Flipflop
   module Day_48(input D,clk,rst,
   output reg q,qbar);
O always @(posedge clk) begin
O ¦if(rst) begin
O |q<=0;
O |qbar<=1;
   end
   else begin
O case (D)
O |1'b0:{q,qbar}<={1'b0,1'b1};
| '1'b1:{q,qbar}<={1'b1,1'b0};</pre>
   endcase
   end
   end!
   endmodule
```

TESTBENCH:-

```
module Day_48_tb();
   reg D,clk,rst;
   wire q,qbar;
   Day 48 uut(D,clk,rst,q,qbar);
O always #5 clk=~clk;
O |initial clk=0;
   initial begin
O rst=1; #10;
O |rst=0;
O |D=0; #10;
$\display("D=\b,q=\b,qbar=\b",D,q,qbar);
O D=1; #10;
$\infty$display("D=%b,q=%b,qbar=%b",D,q,qbar);
○⇒|$finish();
   end
   endmodule
```

OUTPUT:-

D=0,q=0,qbar=1 D=1,q=1,qbar=0

WAVEFORMS:-



SCHEMATIC:-



