

# DAY-34 #100DAYSOFRTL

Aim:- Implementation of 2x4 Decoder using Verilog.

## **RTL CODE:-**

## **TESTBENCH:-**

```
module Decoder tb();
   reg [1:0] A;
   //reg E;
   wire [3:0] Y;
   Decoder_2x4 uut(A,Y);
   ¦initial begin
O |for(int i=0; i<10; i=i+1) begin
A=$random();
O #10;
$\ \$\ display("A=\d', Y=\d', A, Y);
O ¦#10;
   end
   end!
   initial begin
O #200;
○⇒$finish();
   end!
   endmodule
```

#### **OUTPUT:-**

A=0, Y= 1

A=1, Y= 2

A=1, Y= 2

A=3,Y= 8

A=1,Y= 2

A=1, Y= 2

A=1, Y= 2

A=2, Y=4


A=1, Y= 2

A=1,Y= 2

# **WAVEFORMS:-**



# **SCHEMATIC:-**





\_\_\_\_\_