


DAY-82 #100DAYSOFRTL

Aim:- Implementation of Serial-in Parallel-Out Shift Register.



RTL CODE:-

```
////DATE:-22/03/2024
   ////DAY-82
   ////Implementation of Serial-in Parallel-Out
   module Day_82(input clk,rst,si,output [3:0] po);
   wire [2:0] q;
   Dff D1(clk,rst,si,q[2]);
   Dff D2(clk,rst,q[2],q[1]);
   Dff D3(clk,rst,q[1],q[0]);
   Dff D4(clk,rst,q[0],po[0]);
O assign po[3:1]=q[2:0];
   endmodule
   module Dff(input clk,rst,D,
   boutput reg q);
O always @(posedge clk) begin
O if(rst) begin
O |q<=0;
   end
   else begin
O case (D)
O |1'b0:q=1'b0;
O '1'b1:q=1'b1;
   endcase
   end
   end
   endmodule
```

TESTBENCH:-

```
module Day_82_tb();
   reg clk, rst, si;
   wire [3:0] po;
   Day_82 uut(clk,rst,si,po);
O always #5 clk=~clk;
O |initial clk=0;
   initial begin
O rst=1; #10;
O |rst=0;
O |si=1; #10;
O si=0; #10;
O si=1; #10;
O si=0; #10;
   1//#20;
⇒$finish();
   end
   |endmodule
```

WAVEFORMS:-



SCHEMATIC:-

