

DAY-67 #100DAYSOFRTL

Aim:- Implementation of SR F/F TO JK F/F using Verilog.

RTL CODE:-

```
1 0 ///DATE:-07/03/2024
 2 | ///DAY-67
 3 △ ///IMPLEMENTATION OF SR F/F TO JK F/F
 4 pmodule Day_67(input clk,rst,J,K,
 5 output q,
 6 | output qbar);
 7 | wire w1,w2;
 8 | and g1(w1, J, qbar);
    and g2(w2,K,q);
SRff Dut(.clk(clk),.rst(rst),.S(w1),.R(w2),.q(q),.qbar(qbar));
11 🖒 endmodule
output reg q, 15 output qbar);
16 \buildrel \bigcirc always@(posedge clk) begin
17 \bigcirc if(rst) q<=0;
18 \Theta else begin
19 case ({S,R})
20
    2'b00:q<=q; ///No change
21 | 2'b01:q<=0; ///reset
22 | 2'b10:q<=1; ////set
23 2'b11:q<=1'bx; ///Invalid inputs
24 \stackrel{.}{\ominus} endcase
25 🗎 end
26 🖒 end
27 | assign qbar=~q;
28 \ominus endmodule
```

WAVEFORMS:-



TESTBENCH:-

```
1 module Day_67_tb();
2 reg clk,rst,J,K;
3 ¦
    wire q,qbar;
4 Day_67 uut(clk,rst,J,K,q,qbar);
    always #5 clk=~clk;
6 ¦
    initial clk=0;
7 🖯 initial begin
8
    rst=1; #10;
    rst=0;
10 ;
    J=0; K=0; #10;
11 ¦
    $display("J=%d,K=%d,q=%d,qbar=%d",J,K,q,qbar);
12
    J=0; K=1; #10;
13
    $display("J=%d,K=%d,q=%d,qbar=%d",J,K,q,qbar);
14
    J=1; K=0; #10;
15
    $display("J=%d,K=%d,q=%d,qbar=%d",J,K,q,qbar);
16
    J=1; K=1; #10;
17
    $display("J=%d,K=%d,q=%d,qbar=%d",J,K,q,qbar);
18
    J=1; K=0; #10;
    $display("J=%d,K=%d,q=%d,qbar=%d",J,K,q,qbar);
    J=1; K=1; #10;
    $display("J=%d,K=%d,q=%d,qbar=%d",J,K,q,qbar);
    $finish();
23 🖨 end
24 endmodule
```

SCHEMATIC:-



