


## DAY-84 #100DAYSOFRTL

# **Aim:-** Implementation of Parallel-in Serial-Out Shift Register.



#### **RTL CODE:-**

```
////DATE:-24/03/2024
   .
'////DAY-84
   ////Implementation of Parallel-in Serial-Out
   module Day 84(input clk,rst,sel,
   input [3:0] pi, output so);
   wire [5:0] w;
   dFF D1(clk,rst,pi[3],w[5]);
   dFF D2(clk,rst,w[4],w[3]);
   dFF D3(clk,rst,w[2],w[1]);
   dFF D4(clk,rst,w[0],so);
   mux_2x1 D5(w[5],pi[2],sel,w[4]);
   mux_2x1 D6(w[3],pi[1],sel,w[2]);
   mux 2x1 D7(w[1],pi[0],sel,w[0]);
   endmodule
   module dFF(input clk,rst,D,
   output reg q);
O always @(posedge clk) begin
O dif(rst) begin
O |q<=0;
   end!
   else begin
  case (D)
  1'b0:q<=0;
O |1'b1:q<=1;
   endcase
   end
   end
   endmodule
   module mux_2x1(input i0,i1,sel,
   output reg y);
```

```
lalways @(*) begin
lif(sel) begin
ly=i0;
end
lelse begin
ly=i1;
end
lend
lend
lend
lend
lend
lendmodule
```


#### **WAVEFORMS:-**



#### **TESTBENCH:-**

```
module Day_84_tb();
   reg clk, rst, sel;
   reg [3:0] pi;
   wire so;
   Day_84 uut(clk,rst,sel,pi,so);
O |always #5 clk=~clk;
O |initial clk=0;
   initial begin
O rst=1; #10;
| rst=0;
O |sel=0;
O pi=4'b1010;
O #10;
O |sel=1;
O pi=4'b1010;
O #10;
O |sel=0;
O pi=4'b1010;
O #10;
O sel=1;
O pi=4'b1010;
O \#10;
♦ $finish;
   end!
   endmodule
```

### **SCHEMATIC:-**





\_\_\_\_\_