

DAY-61 #100DAYSOFRTL

Aim:- Implementation of BINARY TO ONE-HOT ENCODER using Verilog.

RTL CODE:-

TESTBENCH:-

```
1 pmodule Day_61_tb();
 2 | reg [4:0] bin;
 3 | reg en;
 5 Day_61 uut(bin,en,One_hot_cold);
 6  initial begin
7 \ominus for(integer i=0; i<32; i=i+1) begin
 8 i bin=$random();
9 ! en=$random();
10 | #10;
11 | $display("bin=%b,en=%d,One_hot_cold=%b",bin,en,One_hot_cold);
12 | #10;
13 🖨 end
14 🖨 end
15 🖯 initial begin
16 #400;
17 | $finish();
18 🖨 end
19 🖒 endmodule
```

OUTPUT:-

WAVEFORMS:-



SCHEMATIC:-




