



DAY-43

#100DAYSOFRTL

Aim:- Implementation of Full Subtractor using Verilog.

RTL CODE:-

```
1 //DAY-43
2 //DATE:-12/02/2024
3 //Full Subtractor
4 module FS(input A,B,C,
5 output b,d);
6 assign d=A^B^C;
7 assign b=(~A) & B | B & C | C & (~A);
8 endmodule
9
```


TESTBENCH:-

```
1 module FS_tb();
2 reg A,B,C;
3 wire b,d;
4 FS uut(A,B,C,b,d);
5 initial begin
6 for(int i=0; i<15; i=i+1) begin
7 A=$random();
8 B=$random();
9 C=$random();
10 #10;
11 $display("A=%b,B=%b,C=%b,b=%b,d=%b",A,B,C,b,d);
12 #10;
13 end
14 end
15 initial begin
16 #200;
17 $finish();
18 end
19 endmodule
20
```


OUTPUT:-

```
A=0,B=1,C=1,b=1,d=0
A=1,B=1,C=1,b=1,d=1
A=1,B=0,C=1,b=0,d=0
A=1,B=0,C=1,b=0,d=0
A=1,B=0,C=1,b=0,d=0
A=0,B=1,C=0,b=1,d=1
A=1,B=1,C=0,b=0,d=0
A=1,B=0,C=0,b=0,d=1
A=0,B=1,C=0,b=1,d=1
A=1,B=1,C=1,b=1,d=1
```

WAVEFORMS:-



SCHEMATIC:-



=====