


DAY-66 #100DAYSOFRTL

Aim:- Implementation of D F/F TO SR F/F using Verilog.

RTL CODE:-

```
////DATE:-06/03/2024
     !////DAY-66
     ////Implementation of D flipflop to SR flipflop
module Day 66(input clk,rst,S,R,
  O output q,qbar);
  O |wire w1, w2, w3;
     not g1(w1,R);
     and g2(w2,w1,q);
     or g3(w3,w2,s);
     Dff dff1(.D(w3),.clk(clk),.rst(rst),.q(q),.qbar(qbar));
     endmodule
  0
module Dff(input D,clk,rst,
  O |output reg q,qbar);
     always @(posedge clk) begin
     if(rst) begin
     |q<=0;
  o |qbar<=1;</pre>
) O end
O else begin
     case (D)
     1'b0:{q,qbar}<={1'b0,1'b1};
     1'b1:{q,qbar}<={1'b1,1'b0};
     endcase!
     end
     end
     endmodule
```

WAVEFORMS:-



TESTBENCH:-

```
module Day_66_tb();
            reg S,R,clk,rst;
            wire q,qbar;
            Day 66 uut(clk,rst,S,R,q,qbar);
O always #5 clk=~clk;
O |initial clk=0;
             initial begin
O rst=1; #10;
O [rst=0;
\bigcirc \{S,R}=2'b00; #10;
$\$\display(\"S=\%b,R=\%b,q=\%b,q\angle b,q\angle ar=\%b\",S,R,q,q\angle ar);
\bigcirc {S,R}=2'b01; #10;
$\int \frac{\partial \text{display}(\text{"S=\partial b, R=\partial b, q=\partial b, qbar=\partial b", S, R, q, qbar);}
\bigcirc \{S,R}=2'b10; #10;
$\display("S=\b,R=\b,q=\b,qbar=\b",S,R,q,qbar);
O {S,R}=2'b00; #10;
$\display("S=\b,R=\b,q=\b,qbar=\b",S,R,q,qbar);
\bigcirc \{S,R}=2'b01; #10;
$\display("S=\b,R=\b,q=\b,qbar=\b",S,R,q,qbar);
            !{S,R}=2'b10; #10;
$\footnote{\parabole}$\display("S=\parabole, R=\parabole, q=\parabole, q\parabole, \text{q}\);
O {S,R}=2'b00; #10;
$\display("S=\b, R=\b, q=\b, qbar=\b", S, R, q, qbar);
\bigcirc \{S,R}=2'b01; #10;
$\display("S=%b, R=%b, q=%b, qbar=%b", S, R, q, qbar);
\bigcirc {S,R}=2'b10; #10;
$\square \quad \qua
            end!
            |endmodule
```

SCHEMATIC:-

