

# DAY-54 #100DAYSOFRTL

**Aim:-** Implementation of Parity Bit Generator using Verilog.

# **RTL CODE:-**

```
////DATE:-23/02/2024
////DAY-54
////Implementation of Parity Bit generator to be added to the data_in
module Day_54(input [7:0] data_in, input En,
output reg Parity_Bit);
wire w1,w2;
lassign w1=^(data_in);
lassign w2=~(^(data_in));
lalways @(*) begin
lif(En)
Parity_Bit=~(w2);
else
Parity_Bit=~(w1);
end
lendmodule
```

# **TESTBENCH:-**

```
module Day_54_tb();
   reg [7:0] data in;
   reg En;
   wire Parity_Bit;
   Day_54 uut(data_in,En,Parity_Bit);
   ¦initial begin
O |for(integer i=0; i<15; i=i+1) begin
data in=$random();
En=$random();
O |$display("data_in=%b, En=%b, Parity_Bit=%d", data_in, En, Parity_Bit);
   end
   end!
   initial begin
O #300;
$finish();
   end
   |endmodule
```


#### **OUTPUT:-**

data\_in=00100100, En=1, Parity\_Bit=0
data\_in=00001001, En=1, Parity\_Bit=0
data\_in=00001101, En=1, Parity\_Bit=1
data\_in=01100101, En=0, Parity\_Bit=1
data\_in=00000001, En=1, Parity\_Bit=1
data\_in=01110110, En=1, Parity\_Bit=1
data\_in=11101101, En=0, Parity\_Bit=1
data\_in=11111001, En=0, Parity\_Bit=1
data\_in=111100101, En=0, Parity\_Bit=1
data\_in=11100101, En=1, Parity\_Bit=1
data\_in=00010010, En=1, Parity\_Bit=0
data\_in=11110010, En=0, Parity\_Bit=0
data\_in=11110010, En=0, Parity\_Bit=0

# **WAVEFORMS:-**

Name	Value	0.000 ns		10.000 ns		20.000 ns		30.000	ns		40.000 ns		50.000 ns	
> 💆 da(	01100101	00100100		00001001		00001101		01100101		0000001		01110110		
₩ En	0													
¹⊌ Pa…i	1													

# **SCHEMATIC:-**





\_\_\_\_\_\_