


DAY-98 #100DAYSOFRTL


Aim:- Implementation of LIFO (LAST-IN FIRST OUT).



RTL CODE:-

```
////DATE:-07/04/2024
   ///DAY-98
   ////Implementation of LIFO using Verilog
   module Day 98 (input clk, rst, wn, rn, input [7:0] Data in,
   output reg [7:0] Data_out, output full,empty);
   reg [2:0] ptr; ///One pointer for incrementing and decrementing
   reg [7:0] mem [7:0];
o | assign full=(ptr==3'b111)?1:0;
O assign empty=(ptr==3'b000)?1:0;
O always@(posedge clk) begin
O dif(rst) begin
O { mem[0], mem[1], mem[2], mem[3], mem[4], mem[5], mem[6], mem[7]}<=0;
O Data_out<=0;
O ptr<=1;
   end
O else if(wn&!full) begin
mem[ptr] <= Data_in;</pre>
O ptr<=ptr+1;
   end
O else if (rn&!empty)
   begin
O ptr<=ptr-1;
O Data_out<=mem[ptr];
   end
   lend.
   endmodule
```

WAVEFORMS:-



TESTBENCH:-

```
module Day_98_tb();
   reg clk, rst, wn, rn;
   reg [7:0] Data_in;
   wire [7:0] Data_out;
   wire full, empty;
   Day_98 uut(clk,rst,wn,rn,Data_in,Data_out,full,empty);
O |initial clk=0;
O always #5 clk=~clk;
   initial begin
O |rst=1; #10;
O |rst=0;
   wn=1;rn=0;
O Data_in=8'd2;
O \#10;
O Data_in=8'd4;
O #10;
O |Data_in=8'd43;
O \#10;
O Data_in=8'd23;
O #10;
O Data_in=8'd3;
O \#10;
O wn=0; #10; rn=1;
   end
   endmodule
```

SCHEMATIC:-

