


## Central Processing Unit

### Introduction

The part of the computer that performs bulk of data processing operations is called a central processing unit. (CPU)

The CPU is made up of three major parts:-

- Control Unit
- Register Set
- Arithmetic and Logic Unit (ALU)




The register set stores the intermediate data used during the execution of instructions.

The ALU performs all the arithmetic and logical operations or microoperations for executing the instructions.

The Control Unit supervises the transfer of information among the registers and instruct the ALU to perform the various

## micro operations

### General Register Organisation



Control word				
SEL A	SEL B	SEL D	OPR	
3	3	3	5	14

multiplexer

31/01/2020  
 The registers communicate with each other not only for direct data transfer but also by performing various operations. Hence it is necessary to provide a common unit that can perform all the arithmetic, logic and shift operations in the processor.

A Bus organisation for a seven register is shown in the above figure.

The output of each register is connected to two multiplexers (MUX) to form two buses A and B.

The selection lines in each multiplexer selects one register or the input data for the particular bus.

The A and B buses form the input to a common arithmetic unit.

The operation selected in the ALU determines the arithmetic or logic microoperations that is to be performed.

The 5 bit OPR decides the microoperations.

The result of the micro operation is available for output data and also those into the input of all the registers.

The register that receives the information from output bus is selected by a decoder. The decoder activates one of the register to load input and thus providing a path between the data in the output bus and the input of the selected destination register.

The control unit that operates the CPU bus system directs the information flow through the registers and ALU by selecting various components in the system.

The control unit must provide different

binary selection variables for the smooth operations.

The different control signals are -

① SEL A (MUX A selector)

This is a selection line for the MUX A. It places the content of various registers into Bus A.

② SEL B (MUX B selector)

This is a selection line for the MUX B. It is used to place the content of registers into Bus B.

③ SEL D

It is the decoder destination selector

④ OPR

ALU operation selector :- It provides the arithmetic or logic and shift operations to be performed.

→ The four control selection variables are generated in the control unit and must be available at the beginning of a cycle clock cycle.

The data from the two source registers propagate through the gates in the multiplexers and ALU, to the output bus and to the destination register.

### Control Word

There are 14 binary selection inputs and their combined values specifies a control word.

It is a 14 bit word consists of 4 fields - 3 fields contains 3 bits each and 1 field has 5 bits.

A 3 bits of SEL A, selects a source register for A input of the ALU.

The 3 bits of SEL B select a destination register for B input of the ALU.

The 3 bits of SEL D select a destination register using the decoder and it loads the output.

The 5 bit of the OPR selects one of the operation in the ALU.

The 14 bit control word when applied to the selection input specifies a particular micro operation.

Binary code	SEL A	SEL B	SEL D
000	Input	Input	None
001	R <sub>1</sub>	R <sub>1</sub>	R <sub>1</sub>
010	R <sub>2</sub>	R <sub>2</sub>	R <sub>2</sub>
011	R <sub>3</sub>	R <sub>3</sub>	R <sub>3</sub>
100	R <sub>4</sub>	R <sub>4</sub>	R <sub>4</sub>
101	R <sub>5</sub>	R <sub>5</sub>	R <sub>5</sub>
110	R <sub>6</sub>	R <sub>6</sub>	R <sub>6</sub>
111	R <sub>7</sub>	R <sub>7</sub>	R <sub>7</sub>

OPR	Operation	Symbol
00000	Transfer A	TSFA
00001	Increment A	INCA
00010	Add A + B	ADD
00011		
00100		
00101	Subtract A - B	SUB
00110	Decrement A	DEC A
00111		
01000		
01001		
01010		
01011		
01100		
01110		
01111		
10000	Shift right A	SHRA

## Stack Organisation

A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved.

The operation of a stack can be compared to a stack of tray. The last tray placed on the top of the stack is the first to be taken off.

The stack in a digital computer is essentially a memory unit with an address register. The register that hold

the address of the top element of the stack is known as stack pointer (SP).

The two operations of the stack are:-


- ① PUSH (insertion of items)
- ② POP (deletion of items)

The stack pointer register is incremented by 1 during PUSH Operation and decremented by 1 during POP operation.

03/02/2020

## Stack register / Register Stack

Block diagram of a 64 word stack



A stack can be placed in a portion of a large memory or it can be organised as a collection of finite number of memory words or registers.

The figure shows the organisation of a 64 word register stack.

- SP (Stack pointer)

The SP register contains <sup>the</sup> address of the word that is currently on the top of the stack.

Four items are placed in the stack -

A, B, C and D.

The item D is on top of the stack and the content of SP is now 3. To remove the top element, the stack is performed by a pop operation by reading the memory address 3 and taking the item from that address and decrementing the value of SP. Now the top element of the stack is C.

To insert a new item the stack is pushed by incrementing sp and writing a word in the next higher location in the stack.

### Stack Overflow and Stack Underflow

$\frac{2^6}{= 64}$

In a 64 word stack, the stack pointer contains 6 bit address ( $2^6 = 64$ ). Whenever

the stack is full and we are attempting to push an element, the stack overflow condition occurs.

whenever the stack is empty and we are attempting to pop an element, the stack underflow condition occurs.

#### FULL

Full is a 1 bit register, which is set to 1 when the stack is full.

#### EMPTY

It is a 1 bit register, and it is set to 1 when there is no elements in the stack.

#### DR (data register)

It is the data register that hold the data to be returned into the stack or read out of the stack.

Initially SP is cleared to 0, EMPTY is set to 1 and FULL is set to cleared to 0

Now SP points to the word at the address location 0 and the stack is marked as empty and not full.

If the stack is not full (if full=0), a

A new item can be inserted with a PUSH operation

An example of a push operation is given below:-

$SP \leftarrow SP + 1$  (Increment SP)

$M(SP) \leftarrow DR$  (Write item from DR to top of the stack)

10/2/2020  
Wednesday

The stack pointer is incremented so that it points to the address of next higher word. A memory write operation inserts the word from DR into the top of the stack.

SP holds the address of the top of the stack and  $M(SP)$  denotes the memory word or data presently available in SP.

If the SP reaches 0 and the stack is full of items, then FULL is set to 1.

### POP Operation

A new item can be deleted from the stack if the stack is non-empty. That means  $EMPTY = 0$ .

The POP operation consists of the following steps

1.  $DR \leftarrow M(SP)$  (Remove item from stack top)
2.  $SP \leftarrow SP - 1$  (Decrement SP)

To The top element is read from the stack into DR, the stack pointer is then decremented.

If the value of SP reaches 0 and the stack is empty, the empty register is set to 1.

## Applications of Stack

Using stack we can evaluate an arithmetic expression. The arithmetic expression are written in infix notations, where each operators are written in between operands.

eg:- Using  $A + B * C - D$

We can also represent expressions in prefix notation also known as polish notation. The operators appears before the operands in this type of expression.

eg:-  $A + (B * C) - D$

$(A) + (* B C) - (D)$

$(+ A * B C) - (D)$

$- + A * B C D$


This expression can also can be expressed in postfix notation. It is also known as reverse polish notation. The operator appears after the operands in this type of notations.

$$\begin{aligned}
 \text{eg: } & A + B * C - D \\
 & A + (B C *) + D \\
 & (A B C * +) - D \\
 & \text{Ans: } ABC * + D -
 \end{aligned}$$

Evaluation of arithmetic expression using reverse polish notation (RPN)

$$\text{exp: } 5 * 3 + 8$$

$$\text{RPN(post)}: 5 3 * 8 +$$



10/02/2020  
The evaluation of arithmetic expression is done  
Thursday by RPN using stack, the following procedure  
is applied

1. Convert the arithmetic expression into equivalent RPN.
2. The expression is then scanned from left to right.
3. whenever the <sup>an</sup> operands appear, it is pushed into the stack in the order in which they appear.
4. whenever an operator appears the two top

most operands are popped and the corresponding operation is performed. The result of the operation is again pushed into the stack.


4. By pushing the operands into the stack continuously and performing the operation as defined above, the expression is evaluated in proper order and the final result remains on top of the stack

Q:- Consider the expression  $(3 * 4) + (5 * 6)$

$$= (3 \cdot 4 \cdot *) + (5 \cdot 6 \cdot *)$$

$$= (34*) + (56*)$$

$$\text{RPN} = \underline{34*56*+}$$



$$3 * 4 \\ = 12$$

$$6 * 5 \\ = 30$$

$$30 + 12 \\ = 42$$

Result  $\rightarrow$  Top element of stack

$$= \underline{\underline{42}}$$

Each ~~box~~ box represents one stack and the arrow mark allow points to the top of the stack.

Scanning the expression from left to right and we encountered two operands 3 and 4

The first number 3 is pushed into the stack and then the next number 4.

The next symbol scanned is an operator and the stack is then popped 2 times. As the symbol is \* the product of the popped elements is again pushed back into the stack.

Next we again encounter 2 operands 5 and 6 they are pushed into the stack. Next \* operator pops the top two elements and the product is again pushed back to the stack.

The last operator is an arithmetic operator and the top two elements are popped and the sum is again pushed back to the stack. As we finish scanning all the elements, the final result 42 appears at the top of the stack.

7/02/2020 Q:- Convert the following expressions into postfix and prefix

$$1. (A+B)*[C*(D+E)+F]$$

postfix

$$= AB+*[C*(DE+)+F]$$

$$= (AB+)*[(CDE+)*+F]$$

$$= \underline{\underline{(AB+)*}}[(CDE+)*F+]$$

$$= AB+\underline{\underline{CDE+*F+*}}$$

prefix

$$= (A+B)*[C*(D+E)+F]$$

$$= +AB* [C*+DE+F]$$

$$\begin{aligned}
 &= +AB * [ *CE + DE + F ] \\
 &= +AB * (+ *C + DEF) \\
 &= \cancel{+AB} (+ * \\
 &= * +AB + * C + \cancel{DEF}
 \end{aligned}$$

2.  $A + B * C / D * (F + E)$

prefix

$$\begin{aligned}
 &= A + B * C \cancel{/D} * (+FE) \\
 &= A + B * ( /CD ) * (+FE) \\
 &= * A + B \cancel{/CD}
 \end{aligned}$$

prefix

$$\begin{aligned}
 &= A + B * C / D * (F + E) \\
 &= A + B * C / D * (+FE) \\
 &= A + B * / CD * (+FE) \\
 &= A + * B / CD * + FE \\
 &= + A * B / CD + FE
 \end{aligned}$$

Postfix

$$\begin{aligned}
 &= A + B * C / D * (F + E) \\
 &= A + B * C / D * (FE+) \\
 &= A + B * CD / * (FE+) \\
 &= A + B CD / * FE + \\
 &= A + B CD / * FE + *
 \end{aligned}$$

$$3. A/B * C + D - E * (F + G)$$

Postfix

$$\begin{aligned} &= A/B * C + D - E * FG_1 + \\ &= (AB/) * C + D - E * (FG_1 +) \\ &= AB/C * + D - (EFG_1 + *) \\ &= AB/C * D + - (EFG_1 + *) \\ &= \underline{\underline{AB/C * D + EFG_1 + * -}} \end{aligned}$$

prefix

$$\begin{aligned} &= A/B * C + D - E * (F + G) \\ &= A/B * C + D - E * (+FG) \\ &= (A/B) * C + D - E * (+FG) \\ &= * / ABC + D - E * (+FG) \\ &= (* / ABC) + D - E * (+FG) \\ &= (+ * / ABCD) - (* E + FG) \\ &= \underline{\underline{- + * / ABCD * E + FG}} \end{aligned}$$

$$4. A * B + C / D$$

Postfix:

$$\Rightarrow A * B + CD/$$

$$= AB * + CD/$$

$$= * \underline{\underline{AB * CD/ +}}$$

prefix

$$= A * B + / CD$$

$$= * AB + / CD$$

$$= * * \underline{\underline{AB / CD}}$$

$$5. (A * B) + (C * D) + E/F$$

prefix

$$(A * B) + (C * D) + /EF$$

$$*AB + *CD + /EF$$

$$*AB + *CD + /EF$$

$$+ *AB *CD + /EF$$

$$++ \underline{*AB *CD /EF}$$

postfix

$$(A * B) + (( * D) + EF)$$

$$AB * + (C * D) + EF /$$

$$AB * + CD * + EF /$$

$$AB * + CD * EF / +$$

$$\underline{AB * CD * + EF / +}$$

07/02/2020

Friday

## Instruction Formats

The function of control unit within the CPU is used to interpret each instruction code and provide the necessary control function needed to process the instruction.


The format of an instruction is usually represented in a rectangular box symbolising the bit of instructions as they appear in the memory word.

The bit of instructions are divided into 3

different groups called fields.

kbit

instruction format



### 1. Opcode

code

It is the operation called field that specifies the operation to be performed.

### 2. Address field

It specifies a memory address or a processor register.

### 3. Mode field

It specifies the way the operand or the effective address is determined.

The operation field / opcode field of an instruction is a group of bits that define various processor operations such as add, ADD, SUB, SHIFT, DIV etc.

The bits that define the mode field of an instruction code specifies a variety of alternatives for choosing the operands from the given address.

Operation specifying specified in the oprode  
are executed on some data stored in  
memory or in processor registers. Operands  
residing in the memory are specified by  
their memory address and the operands  
residing in the processor register are  
specified with a register address. (2)

### Different types of CPU organisation

Computer may have instructions of different  
lengths, containing various number of  
addresses.

The number of address field in the instruction  
format of a computer depends upon the  
internal organisation of its register.  
There are three types of CPU organisations

#### (1) single accumulator organisation

All operations are performed with an implied (3)  
accumulator register, rest the instruction  
formats in this type of computers use  
only one address field.

e.g:-

ADD X

This instruction specifies an arithmetic  
addition operation, where X is the address  
of the operand and the second operand  
is within the accumulator itself.

$$ACC \leftarrow (*) + (ACC)$$

ACC

## (2) General register organisation

The instruction format of general register organisations needs three address register fields.

e.g:- ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

R<sub>3</sub> gets the value added of R<sub>1</sub> added with R<sub>2</sub>

$$R_3 \leftarrow [R_1] + [R_2]$$

The number of address fields in the instruction can be reduced from three to two if the destination register is <sup>same as</sup> ~~one~~ of the source register.

ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

$$R_1 \leftarrow R_2 + R_3$$

is same as

ADD R<sub>2</sub>, R<sub>3</sub>

$$R_2 \leftarrow R_2 + R_3$$

Move R<sub>2</sub>, R<sub>1</sub>

## (3) Stack organisation

In stack organization always push and pop instruction require only one address field.

e.g:- PUSH A

$$TOS \leftarrow [A]$$

(TOS - top of the stack)

## Classification of instructions

The instruction types are of three types:-

### (1) Three address instruction

(2)

(3)

Two Address instruction  
One Address instruction

(2)

### (1) Three Address Instruction

The operation of adding two numbers using the statement  $C = A + B$  can be explained using all the three categories of instruction types.

In order to add the values of memory location A and B and storing the result in C, you can use the three address instruction as follows:-

ADD A, B, C

Operands A and B are called the source operands and C is called the destination operand.

Add is the operation to be performed on the operands.

The general instruction of this type can be written as:-  
operation source1, source3 destination.

e.g.: ADD A, B, C

$$\text{ie } [C] \leftarrow [A] + [B]$$

## (2) Two Address Instruction

In this type of instructions each instruction will be having only two operands.

General form is

Operation      source, destination  
e.g:- ADD            A , B  
                ie  $[B] \leftarrow [A] + [B]$   
MOVE            B , C  
                ie  $[C] \leftarrow [B]$

## (3) One Address Instruction

When a machine instruction specify only one memory operand along with the operation, it is known as one address instruction.

When a second operand is needed, it is understood implicitly to be in an unique location - a process register called accumulator.

The general form is :-

Operation source/destination

To perform the statement  $C = A + B$  using a one address instruction, we need to perform the following sequence of

instructions.

e.g.: - Load A  $(ACC) \leftarrow [A]$

Add B  $[ACC] \leftarrow [ACC] + [B]$

Store C  $[C] \leftarrow [ACC]$

11/02/2020  
Tuesday

## 8. Addressing Modes

The operation field of an instruction specifies the operation to be performed. This operation must be executed on some data stored in the computer  $\Rightarrow$  register or memory.

The way the operands are chosen during program execution depends on the addressing modes of the instruction.

The addressing mode specifies a rule for interpreting the address, interpreting or modifying the address field of the instruction before the operand is actually referred.

Advantage of using addressing mode is

1. to give programming flexibility
2. to reduce the number of bits in the instruction
3. ...

The control unit of a computer is designed to go through an instruction cycle which is divided into three phases

1. Fetch the instruction from the memory
  2. Decode the instruction
  3. Execute the instruction.
- } Instruction cycle

There is one register in the computer called PC or program counter. This keeps track of the instruction in the program, which is stored in the memory.

PC holds the address of the next instruction to be executed and it is incremented each time after an instruction is fetched from the memory.

The decoding is done in step 2, which determines the operation to be performed. The computer then execute the instruction and return to step 1 to fetch the next instruction in the sequence.

### Mode field

It is used to locate the operands needed for the operation.

There may or may not be an address field in the instruction. If there is an address field, it maybe a memory address or a processor register.

The following are the different addressing modes used in instruction formats.

## 1. Implicit mode

In this mode operands are specified implicitly in the instruction itself.

e.g.: - ~~COMPI ACC~~  
~~compliment~~

The above example is in implicit mode because the operand in the accumulator is implied with the instruction itself.

POP is also an example of implicit mode.

## 2. Immediate mode

The operand is specified in the instruction itself. An immediate mode instruction has an operand field rather than an address field.

The operand field contains the actual operand to be used in with the operation specified in the instruction.

These instructions are useful for initializing registers to a constant value.

eg:- ADD 5, 8  
MUL 2, 10

### 3. Register mode

The address field of an instruction may specify either a memory or a processor register.

When the address field specifies a processor register, the instruction is said to be in register mode.

The operands are in the registers that reside within the CPU

eg:- ADD R<sub>1</sub>, R<sub>2</sub>.

SUB R<sub>0</sub>, R<sub>7</sub>.

### 4. Register Indirect mode

In this type of mode, the instruction specifies a register whose content gives the address of the operand in memory.

OR the selected register gives the address of the operand rather than the operand itself.

Before using the register indirect mode instruction, the programmer must ensure that the memory address of the operand is placed in the processor register before the execution of the instruction.

eg ADD  
EA = (R1)

The advantage of this mode is the address field of the instruction uses fewer bits to select a register than would have been required to specify a memory address directly.

## 5. Auto Incrementing or Auto Decrementing Mode

This is similar to register indirect mode except that the register is incremented or decremented to obtain the actual operand.

### Effective address

Effective address is defined to be the memory address obtained from the computation done by the addressing mode. Otherwise the actual memory address of an operand is known as effective address.

Address of the actual operand value

## 6. Direct Address Mode

The effective address is equal to the address part of the instruction. The operands resides in memory and its address is given directly by the address field of the instruction.

In a branch type instruction the address field specifies the actual branch address.

eg:- ADD A, B EA = A

(actual operand value)

## 7. Indirect Address Mode

The address field of the instruction gives the address where the effective address is stored in memory. Control fetches the instruction from memory and uses its address part to access main memory again to read the effective address. eg: ADD A, B EA = [A] or [B]

The effective address of this mode is obtained by effective address EA = Address part of instruction + content of the CPU register.

## 8. Relative Address Mode

In this mode the content of the PC (program counter) is added to the address part of the instruction to obtain the effective address. The address part of the instruction gives usually a signed number, which can be either positive or negative.

When this number is added to the content of the PC, the result produce an EA, whose position in memory is relative to the address of the next instruction.

eg:- The number 825 is the content of PC, address part of the instruction contain 24. The instruction and location 825 is read from memory during the fetch phase and the PC is then incremented by 1.

The effective address computation for relative address mode is  $826 + 24 = 850$ .

The relative address is often used with branch type instruction.

$$EA = (\text{address}) + [PC]$$

#### 9. Indexed Addressing Mode


In this mode the content of the indexed register is added to the address part of the instruction to obtain the effective address. The index register is a special CPU register that contains an index value. The address field of the instruction defines the beginning of address of data array in memory.

Each operand in the array is stored in memory relative to the beginning address. The distance between the beginning address and address of operand is the index value stored in the index register. Any operand in the array can be accessed with the same instruction provided that the index register contains the correct index value.

$$\text{eg: } EA = (\text{Address}) + (I_k)$$

#### 10. Base Register Addressing Mode

The content of base register is added to the address part of the instruction to obtain



the EA. It is similar to index addressing mode except that the register is now called the base register instead of an indexed register.

The difference between the two modes is in the way they are used rather than in the way they are computed.

A base register is assumed to hold a base address and the address field of the instruction gives a displacement relative to the base address.

This addressing mode is used for the relocation of programs in memory. When programs and datas are moved from one segment of memory to another the address value of instruction must reflect the change of position.  $EA = (Address) + (BR)$

25/02/2010  
Wednesday