UNIT - TV Location PARALLEL COMPUTER STRUCTURE Parallel Porocessing parallel processing is a term used to denote a large class of techniques that are used to processing task for the purpose of increasing leosannel computational speed of a computer system a flag mored Purpose:-O To speed up the computer processing capability. @ Increase its throughput Thorough put: - The amount of perocessing that can be accomplished during a given interval of time Disadvantages:-O Amount & hardware increases 2) Increased cost Classification of Parallel Processing classification was introduced by M.J. Flynn considers the organization of a computer


system by the number of instructions and data them that are manipulated simultaneously. The sequence of instruction read from memory constitutes instruction stream The operations performed on the data to the processor constitutes a data & tream into four gerbups (Anchitectural classification Schema) a) SISD: Single Instruction Stream, Single Data Stream B SIMD: Single Instruction stream Multiple Data Struction stream, Single d) Mimo: Multiple Instruction Stream, Multiple SISP represents the organization of a single computer containing a memory unit.

memory unit.

and the system may or may not have rd internal parallel processing capabilities.

Parallel processing in this case is achieved by means & multiple functional unit or by pipeline processing functional unit or an PRIOCESSON with Multiple Functional Units > Adder - Subtrator > Integer multiply to memory Logic Unit Processor Pegister Incrementor Floating - point Multiply Floating-point divide The adder and integer multiplier perform
the arithmetic operations with integer numbers
The floating point operations are separated
into 3 doruits operating in parallel.
The logic shift

All units are independent of each other so one number is being incommented. or SIMD: Persussents an organization that under many processing units under the supervision of a common control unit. All processors recieve the same instruction from the control unit but operate on different items of data. The shared meno unit must contain multiple modules so that it can communicate with all processors simultaneously? * MISD MISP structure is only of theoretical interest since no pro pratical system has been constructed using this organization. * MIMD: Refers to a computer system capable a processing several programs at the same time. PIPELINE COMPUTERS The process of executing an instruction
I the process of executing an instruction
The 2) Instruction Decoding (
Operand Fetch (OF) of (



0/P 0/P 0/P 71 12 I3 PIPE 11 I2 I3 IE T1 In T3 Pipeline process Multiple stage arithmetic logic pipeline

printed odule - Hal for miner flore

PARALLEL COMPUTER STRUCTURE

medie

is expandention of a computer system by the owners Parallel Processing a mit steb bus were

Parallel procusing is a term used to denote a large class of techniques that are used to provide simaltainous, data processing tack for the purpose of increasing communational speed of a computer system to burnstag uniterage will

Purpose state me mulationer sommany sit in

- a) To speed up the compulie processing capability.
 - b) Increase it's through put

o) SISD : Bingle Inchizetions Stram, Single Dala Through put

The amount of processing that can be accomplish during a given interval of time Disadvantages national algertund agent

- (1) Amount of hardware increases
- Incurred

Classification of Pavallel Processing

classification introduced by M. J. Flynn considers
the organization of a computer system by the number
of instructions and data item that du manipulated
simultaneously.

constitutes enstruction steam


The operations performed on the data in the processor constitues an data stream

ioto 4 groups (autochetical Classification Schene)

- a) SISD: Single Instruction Stream, Single Date stream.
- b) 21MD: single Institution stream; Multiple, data stream
- c) Misp: Multiple Instruction steering Single Date
 Steam

Discussed of Francisco incurred

- d) MIMD: Multiple Instruction Stream, Multiple
 Data stream
- computer containing a control unit, a procurer unit and a memory unit. Instructions are executed sequently and the system may or may not have internal parallel procusing capabilities. Parallel procusing in this case is achieved by means of multiple functional unit or by pipeline processing.



The additional integer multiples perform the assisting matric operations with integer numbers. The floating point operations are departed into 3 circuit to perating in parallel the logic shift and incorrection in aument con. All units are independent to be each other so one can be shifted cobile other number is being in currented.

- ci (b) SIMD: Reputents am organization that includes many procusing units under the supervision of a common control unit. All procusous receive the same instruction from the control unit but operation different items of data. The shaud memory unit must contain multiple modulus so that it can communicate with all procusous simultaneously.
- interest since no pratical system has been constitued using this organization.
- (d) MIMD: Refers to a computer system capable of processing several programme at the same time.

2.03.19

Module- 5 Pipeliping & Vector Processing

Pipelining

The techique of decomposing a sequential process into sub operations with each sub process being executed in a special dedicated segment that operates concurrently with all other segments.

The name "pipeline implies a flow of information analogs to an assembly line.

ex: If we want to perform AI*BI+ CI for i=1,0,3...

Each sub operations is to be implemented in a segment with a pipeline. The sub-operations performed in each segment of the pipeline are as follows:

R₁ = A₁, R₂ = B₁ Input Ai & B₁

R₃ = R₁ * R₂, R₄ = C₁ | Multiply & input C₁

R₅ = R₅ + R₄ | Add C₁ to the product.


Promont sides & parish tochia, u decomposing a ragrandial rees from such operations with each sub process to energical in a special dedicated sequesof at operates too currently with at the segment. The viewe properties in other and early bloomer me at spalane mistografie la se of war to perform Alt Bit a for 1-1, 2,3 ... to sub oper o trians le to be implemented in a segment of extraction. The sub-operations performed in is example to the pipeline as a follows: Re A Jagar 18 -Re 1 1 -A - A, & B; The combinational circuit is shown in the figure above. Beck By + Bu

The 5 registers are located with new data every clock pulse. The first clock pluse runs transfers. At and B, into R, and R, The second clock pluse transfers the product of R, and R, into R, and C, into R, the same clock pluse transfers A, and B, into R, and R, the third clock pluse operate mo all three segments simultinously. It takes 3 clock pluses to fill up the pipe and retrieve the first output from Rs.

clock pluse	I Sec	moept IT	Segment	2	Segment 3		
number	R R2		Rank		Name Rs		
I Par	A,	8,	Edelmon.	= 1	Wast-Long 1		
a	A2	82	AL B	c,	miles.		
3	Ag	B ₃	A2*B2	C2	A, * B, + C,		
4	A	BA ST	Ag#Bg	Cg	A2+B2+C2		
5	A5	85	Aut By	CH	Pg# Bg + C3		
6	AG	86	A5 * B5	C5	AUN AS + C4		
7	Ay	B,	P6 * B6	C	P5*B+C5		
8	29 4	- ,	P7 *P7	Cy	PG * BG + G		
7	-		The second		1207707		

General Considerations

Any operations that can be decomposed into a sequence of sub operation of same complexity can be implemented by a populine processor. The behavious of a pipeline can be illustrated with space. time diagram. This is a diagram that shows the segment utilization as a function of time. The horizontal access display the timing clock cycles and the vertical access displays the segment number the diagram shows 6 tasks T, through To executed in 4 segments. Intillay T, is hardled by segments. The first task T, is completed after 4th clock cycle.



,	2	3	4	5	6	1.7.	8	9.
т,	て	Ta	T4.	75	76		e ir.	11 - 4
	т,	T ₂	Tg	T4	T ₅	TG	120	Adica
- Ahan	novile.	T	To .	Ta	T4	75	74	(K-1)
100	beaut	pula	Tim	7	Ta	T4-	75	6

Consider the case cobere k- segment pipeline with a clock sycle time to is used to execute in task. The 1st lask T, requires a time = ktp, to complete its operation. To complete in task it requires

k+ (n-1) clock eyeles. By substituting the value of space chageam in this equation well give;

k+(0-1) = 4+5= 9, clock cycles.

The speed up of a pipeline

processing over an equivalent non-pipeline processing is defined by the ratio one

orxuSi= ntn dolla d dipla d dis

where n = no: of task

Axithamatic Pipeline

Pipeline authematic unit are used to implement of floating point operations, multiplication of fixed point number etc. The floating point addition and subtraction can be performed in 4 segments as shown in figure. The registers labelled I are placed between the segments to slove the online with Result. The sub-operations performed in the 4 segments are in the dark or staly are all and

- (5) Compare the exponent
- (1) Align the mantissa
- to odd a subtract the mantessa
- (1) Normalize the result.

ex: Consider the live floating point number x=0.95mins y = 0.8 200 × 100. The live expones are subtracted in the first segment to obtain 8-2=1. The larger exponent 3 is used as the exponent of the result. The must segment shift the manties a of x to could to right to obtain x=0.95 oux 10

Y = 0.08 20 × 103

deed forar - ne when

This altigns the o manties a under the same exponent The addition of the a mantissa's in segment 3 produces the sum is 1.0384×103 - 11-11 esponent wants a who dinaris major has got and of the the others one entitled in the exception in is FITO Suppose so, that they can be necessarian agent coropare to since the two tank of the by subtraction 200 11 function from his memory egrent choose exponent was a last R parame may bereinge الح شولمدوليون Rela extend of in stress of water signed Adjust exponent days and sounds affer Normalise result

Instruction Pipelining

An instruction pipeline reads conseq conscellative instructions from memory while previous instruction are being executed in other segments. This causes the instruction fetch and executive faces phases to overlap and perform simultaneous operation. The instructions are executed into the FIFO buffer so that they can be executed on a first in first out basis. The

follows:

-) Fetch the ineffection from memory
- 2) Decrole the instruction
- 3) Calculate the effective address
- 4) Fetch the operand from memory
- 5) Execute the instruction
- 6) store the result in the proper place

The figure shows the operation of the instruction pipeline:

from memory Calculate effective money con Many too Feth operand segment 3 from momory illus) like the and 4: execute Al spread date miles handling Interept Separate Later to it is morale out to more that update PC Empty pipe an la spesse special as automark o no many

- * 3 major difficulties that cause the instruction pipeline to deviate from the mormal operations
- a) Resource Conflicts: Caused by accessed memory by a segments at the same time. These conflict can be resolved by using separate instruction and data memory.
- b) Data dependency: conflects areses when an instruction depends on the result of a previous instructions but the this instruction is not yet available.
- c) Branch difficulties: Arise from branch and other instruction that change the value of Pc.


deposited

* APRAY PROCESSOR

Acray processor is a processor that performs computation on large aways of data.

There are a types:

- 1) Attached away processon
- 2) SIMD away process or.




Attached away procusor is designed as perspensed for a conventional host computer. The perspense is to enhance the personner of the computer by providing vector processing for complex signif scientific application. It exchieves high personner by means of parallel processing with multiple functional units.

The host computer is a general purpose commercial computer and the attached purcesson is a back end machine. The away purcuson is connected through an input-output controller to the computer and computer considered it as an external interface. The data

for the attached processor are transferred from main memory to a local memory through high speed bus. The objective of the attached away processor is to provide vector manupulation capabelitis to a conventional compulie.

Symb Amay Processor A simp among publisher is a computer wells multiple processing unit operating in paxallel. The processing upst are symmethised to perform the control unit, thus providing simp organization. The block diagram of on simo away procure is shown below ? The property of the second principles to the same per processes for



(PEs) Each having a local memory M. Each processor element includes an ALU, floating point unit and working registers. The Master control unit controls the operations in the processor elements the main memory is used for the storage of the program. The function of the master control unit is to decode the instructions and delumine how the instruction is to be executed. Each PE uses operands stoud in the local memory.

The best known simp away

VECTOR PROCESSING

This includes problems which require vast number of computations in science and engineering applications the problem can be formulated in terms of vectors and matrices. Representative applications one; where vector processing is used.

- 1) Long-Parge whether forceasting
- 2) Petroleum explorations
- 3) Seismic dala analysis
- 4) Medical diagnosis
- 5) According to flight simulations
- 6) Astifical Potelligener and expect system
- 4) Mapping the human genome
- e) tmage processing at to address vis am some

Vector Operations

A rection is an ordered set of one-dimensional away of data Plims. A rection V of Length in is represented as a row vector V- [V, V2, ... Vn]. consider an example with fortan Do hop. The element V; of vector V is returned walt to as V(I) and the indese I refers to a memory address on register where the mem number is stoud.


ea: Do 20 I=1,100 ad $c(\mathbf{I}) = B(\mathbf{I}) + A(\mathbf{I})$

In machine language, the sequence of operations one intelialize I-O. Read A (I)

Read B (I)

20 slow ((1)= B(1)+ A(1) aldidages boument I = I +1

the single veeled instruction is C(1:100) =B(1:00)+ A (1:00) Water to stay



A multiprocuera system is a interconnection of a or more processors with simplar capability.

All processors share common normory module I/o channels and perspheral devices. The entire system is controlled by single integrating operating system. Each processor has the own number and private obvices.

Inter processor communication can be done through an inter processor interest network. Communication then processor and memory modules on I/o channels can be done through inter processor memory connection network or input fourput interconnection network.

OClassifications of Multi-processor

Multi-processes are classified by the way their memory is aganized. A multi-processor system with common should memory is classified as should memory or tighty coupled muiti-processor. This does not include each processor having ets own local memory. Most tightly coupled multi- procused provides a cache memory with each cpu, also there well be a global common memory that all cpu's can access Another model is distributed momory or loosely coupled system has its own pervate local memory. The processors relay program and data two other processors in packets. Each packets contains an address, the data control and some ever detection code. The packets are addressed to the specific processor or taken by the 1st available procusor.