CSE112: Computer Organization

Class Test - III, April 11, 2013: FULL MARKS - 25

NAME:

ROLL#:

1. Assume a cache of size 64KB and number of cache lines is 512. If the cache is 4 way set associative and the virtual address is 32 bits then find the number of offset, tag and set bits required.

2. You find that it would be very inexpensive to implement small, direct mapped cache of 32K bytes with an access time of 30 ns. However, the hit rate would be only about 50%. If the main memory access time is 60 ns, does it make sense to implement the cache? Give a quantitative explanation.

Cache accentime 30 ns.

Arg. nem accentime := cache accentime


+ mins ratix penally

= 30 + .5 × 60 = 60 ns.


No improvement on mem accentaine despite implementing cache. DOESN'T MAKE SENSE TO IMPLEMENT CACHE.

- 3. (a) Draw the diagram for write invalidate snoopy protocol for cache coherence with only 3 states i.e. Modified, Shared, and Invalid only. Show the state transition diagram for processor initiated and bus initiated read hit and miss, write hit and miss scenarios.
- (b) For a write through protocol how many states are required in minimum to keep the cache coherent? Show the state diagram.

(a)



(b) For write update (through 2 state are sufficient. I Envaled state and I valid a should state



Strid = local action

Broken line =

action from ortuspore.

or bus.

4. Assume the following set of instructions. How would the above program change if Branch Delay Slot mechanism is used to handle conditional branching above. (4 Marks)

LD R1, 20 (\$R6); BNEZ \$R1, Label1 ADDI \$R1, \$R1, 5

Label 1: LD R2, 60 (\$R6); ADD R3,R1,R2; ST R3, MEM[2];

LD R1, 20 (\$R6)

BNEZ \$R1, Label 1

Label 1: LD R2, 60 (\$R6)

ADDI \$R1,\$R1,5 [BR. DELAY

SLOT]

ADD R3, R1, R2


ST R3, MEM[2].

5. Consider the pseudo assembly code for a hypothetical 5 stage pipelined processor with von-Neumann architecture. Write a proper pipeline diagram for the given code.

(5 Marks)

LOAD R1, MEM[0]; L/
LOAD R2, MEM[1]; L2
ADD R3,R1,R2; L3
STORE R3, MEM[2]; L4

Assuming Von-Wenmann arch. Fetch/Inst Mem = Data mem.



N= NOP bubble.

For Sprit Fetch & Date manning

1 2 3 4 5 6 7 8 9

II FDEMW

FDMEMW

FDMEMW

IN DEMW

IN DEMW

IN DEMW

- 6. Assume that a branch has following outcome in a row: T (Taken), T, T, NT (Not Taken) NT.
- (a) What is the accuracy of ALWAYS TAKEN and ALWAYS NOT-TAKEN predictor for this sequence of branch outcome?
- (b) What is the accuracy of the two bit predictor if this pattern is repeated forever? You can assume that the predictor start from STRONGLY NOT TAKEN (00) state. (2+3)

(a) A Lways taken

2 NT outcome

accuracy =
$$\frac{3}{5}$$
 = 60 %

Always NT
2 T outrome
accuracy =
$$\frac{2}{5}$$
 = 40 %

(b) Assuming a State transition diagram where two misprediction from a Strongly T taxes to Strongly NT

rati	Prediction	ontem	Tosm
	PT	T	01
	NT	T	1 1
	T	T	11
	T	NT	10
D	T	NT	00
	tali D	2T 2T T	PT T T T T T T T T T T T T T T T T T T

1 correct prediction

Elevation

Currect prediction

Currect p