ELP201 Lab Report 2

Adit Malhotra

2020EE10458

1 Synchronous 4-bit Gray-Code Counter

1.1 Counter Scheme

The scheme that my counter is going to follow would be $0 \to 1 \to 3 \to 2 \to 6 \to 7 \to 5 \to 4 \to 12 \to 13 \to 15 \to 14 \to 10 \to 11 \to 9 \to 8 \to 0$.

Q_3	Q_2	Q_1	Q_0	Decimal Num
0	0	0	0	0
0	0	0	1	1
0	0	1	1	3
0	0	1	0	2
0	1	1	0	6
0	1	1	1	7
0	1	0	1	5
0	1	0	0	4
1	1	0	0	12
1	1	0	1	13
1	1	1	1	15
1	1	1	0	14
1	0	1	0	10
1	0	1	1	11
1	0	0	1	9
1	0	0	0	8

Since total number of states = $16 = 2^4$, thus total 4 SR flipflops would be required.

1.2 Simplification using K-Maps




Figure 1: K-Map for S_0





Figure 2: K-Map for R_0

From the k-maps, for first flipflop, the simplified expressions are

$$S_0 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 + \bar{Q}_3 Q_2 Q_1 + \bar{Q}_1 Q_2 Q_3 + \bar{Q}_2 Q_3 Q_1 \implies S_0 = \bar{Q}_3 \oplus \bar{Q}_2 \oplus \bar{Q}_1$$

$$R_0 = \bar{Q}_3 \bar{Q}_2 Q_1 + \bar{Q}_1 \bar{Q}_2 Q_3 + \bar{Q}_3 \bar{Q}_1 Q_2 + Q_3 Q_2 Q_1 \implies R_0 = Q_3 \oplus Q_2 \oplus Q_1$$





Q_3Q_2	$\overset{_1Q_0}{00}$	01	11	10
00	X	0	0	0
01	X	X	1	0
11	X	0	0	0
10	X	X	1	0

Figure 4: K-Map for R_1

From the k-maps, for second flipflop, the simplified expressions are

$$S_1 = Q_3 Q_2 Q_0 + \bar{Q}_3 \bar{Q}_2 Q_0 \implies S_1 = Q_0 \cdot (\bar{Q}_3 \oplus Q_2)$$

 $R_1 = \bar{Q}_3 Q_2 Q_0 + \bar{Q}_2 Q_3 Q_0 \implies R_1 = Q_0 \cdot (Q_3 \oplus Q_2)$




Figure 5: K-Map for S_2

11 10 \mathbf{X} \mathbf{X} 0 010 0 0 0 11 0 0 0 10 X X X

Figure 6: K-Map for R_2

From the k-maps, for third flipflop, the simplified expressions are

$$S_2 = \bar{Q}_0 Q_1 \bar{Q}_3$$
$$R_2 = \bar{Q}_0 Q_1 Q_3$$




Figure 7: K-Map for S_3




Figure 8: K-Map for R_3

From the k-maps, for third flipflop, the simplified expressions are

$$S_3 = Q_2 \bar{Q_0} \bar{Q_1}$$

$$R_3 = \bar{Q_2}\bar{Q_0}\bar{Q_1}$$

1.3 Circuit Diagram

The circuit diagram for the counter using the simplified expressions from above, is:




Figure 9: Circuit Diagram

1.4 Verilog Simulation

The code is implemented in such a way that flipflops behave as postive edge triggered not latches.

1.4.1 Code


The code for the implementation of the SR flipflop file (design.v) :

```
module SRFlipFlop(S,R,clock,Q,Qbar);
     input S,R,clock;
2
     output reg Q=0,Qbar=1;
3
     always@(posedge clock)
5
     begin
6
       if(S & ~R)
         begin
           Q <= 1;
           Qbar <= 0;
10
         end
11
       else if(~S & R)
12
         begin
13
           Q <= 0;
14
            Qbar <= 1;
15
         end
       else if(~S & ~R)
17
         begin
18
            Q <=
19
           Qbar <= Qbar;</pre>
20
21
       else if(S & R)
22
         begin
23
           Q <= 1'bx;
24
           Qbar <= 1'bx;</pre>
25
         end
26
     endmodule
28
```

The code for the testbench file (main.v) :

```
timescale 1s/100ms
1
      include "design.v"
2
3
    module main();
4
5
    reg clk;
6
     wire q0,q0bar,q1,q1bar,q2,q2bar,q3,q3bar;
9
     SRFlipFlop ff0(q1bar ^ q2bar ^ q3bar,q1 ^ q2 ^ q3,clk,q0,q0bar);
10
    SRFlipFlop ff1(q0 & (q3bar ^ q2),q0 & (q3 ^ q2),clk,q1,q1bar);
SRFlipFlop ff2(q3bar & q1 & q0bar,q3 & q1 & q0bar,clk,q2,q2bar);
11
12
     SRFlipFlop ff3(q2 & q1bar & q0bar,q2bar & q1bar & q0bar,clk,q3,q3bar);
13
14
     initial
15
     begin
16
     monitor("CLK=\%b,q3=\%b,q2=\%b,q1=\%b,q0=\%b",clk,q3,q2,q1,q0);
17
     $dumpfile("design.vcd");
    $dumpvars(0,main);
19
       clk=0; //intitially clock=0;
20
       #160; //simulation time (enough for all states to occur)
21
       $finish;
22
     end
23
24
       #5 clk = ~clk; //changing clock after every 5s
25
     endmodule
```

1.4.2 Waveform plot



Synchronous Ring Counter $\mathbf{2}$

2.1 Introduction

From the table it can be observed that there are total 15 different states of the counter. Also since $2^4 \geq 15$, hence total number of D flip-flops required would be 4.

Since the connections for the ring counter are such that for all intermediate flipflops, output of one flipflop is the input for next flipflop, and for the flipflop it can take any combination of the current states.

Thus from the K-map for D_3 , the simplified expression obtained is:

$$D_3 = Q_1 \bar{Q_0} + Q_0 \bar{Q_1} \implies D_3 = Q_1 \oplus Q_0$$

01 11 10 1 0 1 01 0 1 11 0 0 1 10 0

Figure 10: K-Map for D_3

Circuit Diagram 2.2

Thus the cicuit diagram for this ring counter would be:




Figure 11: Circuit Diagram

2.3 Verilog Simulation

According to my entry number, the initial state should be:

$$Q_3 = 1 , Q_2 = 0 , Q_1 = 0 , Q_0 = 0$$

The preset parameter is here used to input the initial condition to flipflop. It is configured as low active (hence when preset=0, then Q=1). The D flipflops are coded in such a way that they behave as positive edge triggered not latches.

2.3.1 Code


The code for the implementation of the D flipflop file (design.v):

```
module DFlipFlop(D,clock,preset,Q,Qbar);
     input D,clock,preset;
2
     output reg Q,Qbar;
     initial
5
    begin
       if(~preset)
       begin
         Q=1;Qbar=0;
10
11
       begin
12
         Q=0;Qbar=1;
13
       end
     end
15
16
     always@(posedge clock)
17
    begin
18
       Q \leftarrow D;
19
       Qbar <= ~D;</pre>
20
     end
21
     endmodule
```

The code for the testbench file (main.v):

```
timescale 1s/100ms
1
     include "design.v"
2
    module main();
4
    reg clk;
6
    wire q0,q1,q2,q3,q3bar,q2bar,q1bar,q0bar;
    DFlipFlop ff3(q1^q0,clk,1'b0,q3,q3bar);
10
    DFlipFlop ff2(q3,clk,1'b1,q2,q2bar);
    DFlipFlop ff1(q2,clk,1'b1,q1,q1bar);
12
    DFlipFlop ff0(q1,clk,1'b1,q0,q0bar);
13
14
    initial
15
16
    monitor("CLK=\%b,q3=\%b,q2=\%b,q1=\%b,q0=\%b",clk,q3,q2,q1,q0);
17
    $dumpfile("design.vcd");
    $dumpvars(0,main);
19
20
      #150; //simulation time
21
      $finish;
22
23
    end
24
      #5 clk = ~clk; //changing clock after every 5s
25
    endmodule
```

2.3.2 Waveform plot



2.4 Further Analysis

Since the cycle of the counter consists of only 15 states, and the state which isn't getting covered in the cycle is 0000. If the counter starts from state 0000, then this state would keep on repeating for every clock impulse and the counter would get stuck in an lockout condition. Whereas if it starts from any other state, then the counter would follow the sequence given in the question, covering each one of the 15 states once before getting back to initial state.

3 Code Files Link

The respective code files to run the simulation for both the Synchronous Gray Code Counter and Synchronous Ring Counter can be downloaded from here.