ELP201 Lab Report

Adit Malhotra

2020EE10458

1 Truth Table

Given function $\to F = \sum (0, 1, 2, 5, 6, 8, 9, 11, 13, 14, 15)$

Α	В	С	D	Output (F)	Minterm
0	0	0	0	1	m_0
0	0	0	1	1	m_1
0	0	1	0	1	m_2
0	0	1	1	0	m_3
0	1	0	0	0	m_4
0	1	0	1	1	m_5
0	1	1	0	1	m_6
0	1	1	1	0	m_7
1	0	0	0	1	m_8
1	0	0	1	1	m_9
1	0	1	0	0	m_{10}
1	0	1	1	1	m_{11}
1	1	0	0	0	m_{12}
1	1	0	1	1	m_{13}
1	1	1	0	1	m_{14}
1	1	1	1	1	m_{15}

2 Implementation of the function

2.1 Using one 8x1 MUX

Since there are three selection lines available for the 8x1 MUX, thus three of the input variables (B, C, D) can be used as selection lines of the MUX. Now depending on the type of minterms in the function, A, \bar{A} , 1, 0 will be used as appropriate input lines to the MUX. Exact circuit diagram is given below:




Figure 1: Realisation of the function using a $8 \times 1 MUX$

2.2 Using two 4x1 MUX

In case of two 4:1 multiplexers, two of the input variables (D and C) will be used as selection lines of the two joint multiplexers, and one variable can be used as *Enable Line* with direct line to one of the mux and with a NOT gate to other mux, so that only one of the mux is active at a moment. Finally the OR of the outputs from the muxes would result in output. In this way we have combined two 4:1 muxes into a single 8:1 mux.




Figure 2: Realisation of the function using two $4 \times 1~MUX$

3 Verilog part

3.1 Simplification using K-Maps

```
By marking the minterms
on the K-Map, the
                                                                ^{\mathrm{cd}}\ 00
implicants come out to
                                                                          01
                                                                                11
                                                                                      10
be AD, \bar{B}\bar{C}, \bar{C}D, \bar{A}C\bar{D}, BC\bar{D}.
                                                                                0
                                                              00
Thus the simplified
                                                                     0
                                                                           1
                                                                                0
                                                              01
expression for F is:
                                                              11
                                                                                1
F = AD + \bar{B}\bar{C} + \bar{C}D + \bar{A}C\bar{D} + BC\bar{D}
                                                              10
```

Figure 3: K-Map for the function

3.2 Code

The code for file containing the implementation of 8×1 mux, 4×1 mux and realisation of the function using k-maps (design.v):

```
module kmap(A,B,C,D,out);
1
      input A,B,C,D;
2
      output out;
3
      assign out = (A & D) | (~B & ~C) | (~C & D) | (~A & C & ~D) | (B & C &
4
    endmodule
5
   module mux8x1(i0,i1,i2,i3,i4,i5,i6,i7,sel0,sel1,sel2,out);
    input i0,i1,i2,i3,i4,i5,i6,i7,sel0,sel1,sel2;
    output reg out;
9
    always@(*)
10
      begin
        if (~sel2 & ~sel1 & ~sel0)
12
          out=i0;
13
        else if (~sel2 & ~sel1 & sel0)
14
          out=i1;
15
        else if (~sel2 & sel1 & ~sel0)
16
          out=i2;
17
        else if (~sel2 & sel1 & sel0)
          out=i3;
19
        else if (sel2 & ~sel1 & ~sel0)
20
          out=i4;
21
        else if (sel2 & ~sel1 & sel0)
22
          out=i5;
23
        else if (sel2 & sel1 & ~sel0)
24
          out=i6;
```

```
else if (sel2 & sel1 & sel0)
          out=i7;
27
      end
28
    endmodule
29
30
    module mux4x1(i0,i1,i2,i3,sel0,sel1,E,out); //E is enable line
31
    input i0,i1,i2,i3,sel0,sel1,E;
32
    output reg out;
33
    always@(*)
34
      begin
35
        if(E)
36
          out=0; //if the mux is not active then giving 0 output
37
        else if ("sel1 & "sel0)
          out=i0;
        else if (~sel1 & sel0)
40
          out=i1:
41
        else if (sel1 & ~sel0)
42
          out=i2;
43
        else if (sel1 & sel0)
44
          out=i3;
45
      end
46
    endmodule
47
48
    module ORgate(in1,in2,out);
49
    input in1,in2;
50
    output out;
51
    assign out=in1|in2;
52
    endmodule
```

The code for the testbench file (main.v), the wire y1 is the output obtained when the function is realised using only 8×1 mux, the wire y2 is the output obtained when the function is realised using two 4×1 mux and finally wire F is output of the function when realised using kmaps:

```
timescale 1s/100ms
include "design.v" //inlcuding the gates implementation file

module main(); //module of the testbench starts
reg a,b,c,d;
wire F; wire y1,y2; wire out1,out2;

//instantitation the design module and passing the parameters
// case a:
mux8x1 func1(1,1,~a,a,0,1,1,a,d,c,b,y1);// 8x1 MUX
```

```
11
19
   mux4x1 func2(1,1,~a,a,d,c,b,out1); //4x1 MUX-1
13
    mux4x1 func3(0,1,1,a,d,c,"b,out2);// 4x1 MUX-2
14
    ORgate func4(out1,out2,y2);
15
16
17
   kmap func5(a,b,c,d,F);
18
19
    initial
20
    begin
21
      monitor("a=\%b,b=\%b,c=\%b,d=\%b,y1=\%b,y2=\%b,F=\%b",a,b,c,d,y1,y2,F);
      $dumpfile("design.vcd");
23
      $dumpvars(0,main);
24
25
      a=0; b=0; c=0; d=0; #10;
26
      a=0;b=0;c=0;d=1;#10;
27
      a=0;b=0;c=1;d=0;#10;
28
      a=0;b=0;c=1;d=1;#10;
30
      a=0;b=1;c=0;d=0;#10;
31
      a=0;b=1;c=0;d=1;\#10;
32
      a=0;b=1;c=1;d=0;#10;
33
      a=0;b=1;c=1;d=1;#10;
      a=1;b=0;c=0;d=0;#10;
36
      a=1;b=0;c=0;d=1;#10;
37
      a=1;b=0;c=1;d=0;#10;
38
      a=1;b=0;c=1;d=1;#10;
39
40
      a=1;b=1;c=0;d=0;#10;
41
      a=1;b=1;c=0;d=1;#10;
      a=1;b=1;c=1;d=0;#10;
43
      a=1;b=1;c=1;d=1;#10;
44
45
      $finish;
46
    end
47
    endmodule
48
```

3.3 The waveform output

Thus it can be observed that output of y1 and y2 is exactly same as F, hence we have correctly implemented the function using the multiplexers in both the cases.



The code files can be downloaded from here.