# Lab Assignment 10

ES 204: Digital Systems, Prof. Joycee Mekie

2nd March, 2024

Indian Institute of Technology, Gandhinagar

Aditya N. Mehta *22110017* 

Hrriday V. Ruparel 22110099

# **10010 Overlaping Pattern Detection (Moore Machine)**

## A) State Table:

| Present<br>State | Next State |       | Output |
|------------------|------------|-------|--------|
|                  | w = 0      | w = 1 | (z)    |
| A                | A          | В     | 0      |
| В                | С          | В     | 0      |
| С                | D          | В     | 0      |
| D                | A          | Е     | 0      |
| E                | F          | В     | 0      |
| F                | D          | A     | 1      |

#### B) Verilog Code:

```
timescale 1ns/1ps
module FSM Moore(clk, reset, w, z);
input clk, reset, w;
output z;
reg [2:0] y, Y;
parameter [2:0] A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100, F=3'b101;
always@(w or y) begin
       F:if(w) Y = A;
end
always@(negedge reset, posedge clk) begin
end
assign z = (y == F);
endmodule
```

# **10010 Overlaping Pattern Detection (Mealy Machine)**

# A) State Table:

| Present<br>State | Next State |       | Output |      |
|------------------|------------|-------|--------|------|
|                  | w = 0      | w = 1 | w = 0  | w =1 |
| A                | A          | В     | 0      | 0    |
| В                | С          | В     | 0      | 0    |
| С                | D          | В     | 0      | 0    |
| D                | A          | Е     | 0      | 0    |
| Е                | С          | В     | 1      | 0    |

#### B) Verilog Code:

```
timescale 1ns/1ps
module FSM Mealy(clk, reset, w, z);
input clk, reset, w;
output reg z;
reg [2:0] y, Y;
always@(w or y) begin
     C:if(w) begin Y = B; z = 0; end
always@(negedge reset, posedge clk) begin
end
endmodule
```

# **Common Test Bench and Simulation for both Machines**

A) Verilog Code for Testbench:


```
module FSM tb();
reg clk;
reg reset;
reg w;
wire z1, z2;
FSM_Moore inst1(clk, reset, w, z1);
FSM_Mealy inst2(clk, reset, w, z2);
initial begin
end
initial begin
endmodule
```

## B) Simulation Waveform:

w = Input

z1 = Output of Moore Machine

z2 = Output of Mealy Machine



# **Take Home FPGA Implementation:**

#### A) Code for Moore Machine:

```
/ Moore Implimentation of 10010 overlaping sequence detection using FSM
 timescale 1ns/1ps
module FSM Moore(clk, reset, w, z, clk_tick, W, state);
input clk, reset, w;
output z;
reg [2:0] y, Y;
reg [27:0] slow clk;
output reg clk tick;
output reg W;
output reg [2:0] state;
parameter [2:0] A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100, F=3'b101;
always@(w or y) begin
   if (slow_clk == 200_000 000) begin
       else y <= Y;
slow_clk <= 0;</pre>
```

#### B) Code for Mealy Machine:

```
Mealy Implimentation of 10010 overlaping sequence detection using FSM
timescale 1ns/1ps
parameter [2:0] A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100;
initial begin
always@(w or y) begin
      default: begin Y = 3'bxxx; z = 1'bx; end
always@(negedge reset, posedge clk) begin
      W = W;
```

#### C) Constrains:

```
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk_tick]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports w]
set_property IOSTANDARD LVCMOS33 [get_ports z]
set_property DRIVE 12 [get_ports clk_tick]
set_property DRIVE 12 [get_ports z]
set_property SLEW SLOW [get_ports clk_tick]
set_property SLEW SLOW [get_ports z]
set_property PACKAGE_PIN W5 [get_ports clk]
set_property PACKAGE_PIN R2 [get_ports reset]
set_property PACKAGE_PIN T1 [get_ports w]
set_property PACKAGE_PIN L1 [get_ports clk_tick]
set_property PACKAGE_PIN P1 [get_ports z]
set_property IOSTANDARD LVCMOS33 [get_ports W]
set_property IOSTANDARD LVCMOS33 [get_ports {state[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {state[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {state[0]}]
set_property PACKAGE_PIN N3 [get_ports W]
set_property PACKAGE_PIN P3 [get_ports {state[2]}]
set_property PACKAGE_PIN U3 [get_ports {state[1]}]
set_property PACKAGE_PIN W3 [get_ports {state[0]}]
```

- D) Video Link to Moore Implementation: <u>Click Here</u>
- E) Video Link to Mealy Implementation: Click Here