


Unit: 2 Combinational and Sequential Circuit

Combinational Circuit:



- When logic gates are connected together to produce a specified Output in certain specified combinations of Input Variables with no memory involved, then the resulting circuit is called combinational circuit.
- Output depends only upon present Input
- Combinational circuit performs operations that can be specified logically by a set of Boolean functions. A combinational circuit may have m binary Inputs and n binary Outputs.
Example: Half Adder, Full Adder, Half Subtractor, Full Subtractor, Multiplexer, Demultiplexer, Encoder, Decoder (Code Converter).

How To design Combinational Circuit:

- Analyse the given problem and identify number of Input and Output Variables.
- Write truth table based upon specification of problem.

- Convert Truth Table in Minimized Boolean Expression using K-Map.

1412. Draw logic circuit for the above obtained output expression.


Ques- Draw a digital system for a car manufacturing company where we want to design a warning signal for a car. There are 3 inputs: signal of the car (a), Day or Night (b), Ignition on or off (c).

a	b	c	w
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

We have to minimize $\Sigma m(1, 4, 5, 7)$

bc \ a	00	01	11	10
0	0	1	1	2
1	1	4	5	6

Minimized Boolean Expression,
 $y = a\bar{c} + \bar{a}bc + ab$



Ques- Difference between combinational circuit and sequential circuit.

Parameters Combinational logic circuits Sequential logic circuits

Definition At any instant of time, the output is only dependent on the current state of the inputs. At any instant of time, the output is determined by inputs and previous outputs.

Time dependency Time is not an important parameter Time is an important parameter. For timing and synchronizing of different circuit elements, a clock signal is necessary.

Memory

The output is solely dependent on inputs only. No need for memory.

Memory is required to store the previous state of the system.

Logic

Design

Easy to design and implement with the help of basic logic gates.

The design of these systems requires basic logic gates and flip flops.

Cost

Feedback

There is no feedback.

There is atleast one memory element in the feedback path.

Hardware & Cost

They are easier to implement but costly, due to hardware. This implementation requires more hardware.

They are difficult to implement but less costly than sequential circuits.

Speed

They are faster since all inputs are applied at the same time.

They are slower, because of the secondary inputs. i.e., there is a delay in between inputs. And the output is gated by a clock signal.

Ques - Design a digital system where output is 1 only when the input variable is greater than 100.


a	b	c	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

We have to minimize $\Sigma m(5, 6, 7)$

a \ bc	00	01	11	10
0	0	0	1	3
1	4	1	5	7

Minimized Boolean Expression is,


$$y = ac + ab$$



M

Half adder :-

Block diagram of Half adder ;




Q1

F

Truth table :-

Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Q




Half adder is a combinational circuit, which performs the arithmetic addition of two 1 bit binary numbers. So, in Half adder, there are 2 single input binary bits A and B, and two output Sum (S) and Carry (C)

Full Adder :- Full adder is a combinational logic circuit that performs the arithmetic sum of 3 input bits.

When A_n and B_n are the n th order bits of A & B respectively, and C_{in} is the carry generated from the addition of $(n-1)$ th order bits. It consists of 3 input bits denoted by A (first operand), B (second operand), C_{in} (represent carry from the previous lower significance position).

Block diagram of Full Adder :




Truth table :



Inputs			Output	
A	B	C_{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Ques) Design a Full Adder using the half Adder..

<u>Half Adder</u>	<u>Half Adder</u>
-------------------	-------------------



logic diagram of Full adder using Half adder



However, the implementation of full adder using half adder has a major disadvantage that is increased

propagation delay. That means, the input bits must propagate through several gates in succession that increases the total propagation delay of the full adder circuit.

22.12.23

Comparing Two Input

Input		Output		
A	B	(XNOR) $A=B$	$A>B$	$B>A$
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0


1) For $A=B$; XNOR



For $A>B$; $A\bar{B}$




For $B>A$; $\bar{A}B$



2)

For 4 input :- (2 input compared to 2 output)




A	A ₀	B	B ₀	$AA_0 = BB_0$	$AA_0 > BB_0$	$AA_0 < BB_0$
0	0	0	0	1	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	0
0	1	0	0	0	1	0
0	1	0	1	0	0	0
0	1	1	0	0	0	0
0	1	1	1	0	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	1	0	0


Multiplexer (Selector):

Multiplexers are special and one of the most widely used combinational circuits.

Main requirement is out of many inputs we have to select one for e.g. telephone or train leaving the station. So, multiplexers do not perform any logical operation or comparison, it just acts as a switch or relay.



Applications of Multiplexers




A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.

A multiplexer is also called a data selector, since it selects one of many inputs and sends the binary information to the output line.

The selection of a particular input line is controlled by a set of selection lines.

There are 2^n input lines and n selection lines where bit combinations determine which input is to be selected.

No. of input lines = $< 2^n$



Note: Can we have the input connected to out at any time.

Fig 2

Application:


- Parallel data to serial data conversion.
- Used as data selector, as the output of a multiplexer is directed from one of various inputs.
- Used in implementation of Boolean functions
- Used in Communication Systems, Computer Memory, Telephone Network, Transmission from the Computer system of a Satellite.

A two-to-one-line multiplexer


- When $S=0$, the upper AND gate is enabled and I_0 has a path to the output.
- When $S=1$, the lower AND gate is enabled and I_1 has a path to the output.

Input	Output
S	Y
0	I_0
1	I_1

Characteristic Equation: $Y = S_0' I_0 + S_0 I_1$



Block diagram




Logic diagram

Demultiplexer

A demultiplexer (or Demux) is a device that takes a single input line and divides it to one of several digital output lines.

A demultiplexer is also called a data distributor. It is conceptually same as Mux just with single data line.




A demultiplexer of 2^n outputs has n select lines, which are used to select which output line to send the input.

A Demux is a combinational circuit, which is used in data communication.

Series to parallel conversion.

Demultiplexers are mainly used in Boolean function generators and decoder circuits.




2^n outputs
n Selection/Control lines

1 to 2 Demultiplexer


S_0	O_1	O_0
0	0	1
1	1	0

Truth Table



Block Diagram

Fig. 2




Logic Circuit Diagram

1 to 4 Multiplexer :

S_1	S_0	O_3	O_2	O_1	O_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Truth Table




04.1.24


Decoder : • A decoder is a combinational circuit that decodes binary information from n input lines to a maximum of 2^n unique output lines.

- The decoders are called n -to- m -line decoders, where $m \leq 2^n$
- Their purpose is to generate the 2^n (or fewer) minterms of n input variables. Each combination of inputs will assert a unique output.

• If the n -bit coded information has unused combinations, the decoder may have fewer than 2^n outputs.



Logic Circuit Diagram





1 To 2 Decoder

I	O_1	O_0
0	0	1
1	1	0



2 To 4 Decoder

Input	I_1	I_0	Output	O_3	O_2	O_1	O_0
0	0	0	0	0	0	1	0
1	0	1	0	0	1	0	0
2	1	0	0	1	0	0	0
3	1	1	1	0	0	0	0

