

(Unit: 3)

Control Design

OPCODE

OPERAND

- 3 ADDRESS INSTRUCTION
- 2 ADDRESS INSTRUCTION
- 1 ADDRESS INSTRUCTION
- 0 ADDRESS INSTRUCTION

$$X = (a+b) \times c$$

★ 3 ADDRESS INSTRUCTION :

ADD R1, A, B $R1 \leftarrow M[A] + M[B]$

MUL X, R1, C $X \leftarrow R1 * M[C]$

★ 2 ADDRESS INSTRUCTION :

MOV R1, A

$R1 \leftarrow M[A]$

ADD R1, B

$R1 \leftarrow R1 + M[B]$

MUL R1, C

$R1 \leftarrow R1 * M[C]$

Use X instead of R1.

→ One Address Instruction:

① LOAD A $AC \leftarrow M[A]$

② ADD B $AC \leftarrow AC + M[B]$

③ MUL C $AC \leftarrow AC * M[C]$

④ STORE X $X \leftarrow AC$

Reverse Address Instruction: $(ab + t) * c$

$$\Rightarrow ab + c * c$$

$$X = ab + c * c$$

ADD ; TOS \rightarrow $[a+b]$

TOS \rightarrow $[c]$

MUL

TOS \rightarrow $[a+b] * c$

POP \rightarrow (X) operation.

$$X = (a+b) * c$$

$$X = (a-b) \div [(c * d) + e]$$

$$X = (a-b)$$

$$(c * d) + e$$

Reverse Address Instruction: ① SUB R1, a, b R1 \leftarrow M[A] - M[B]

② MUL R2, c, d R2 \leftarrow M[C] * M[D]

③ ADD R3, R2, e R3 \leftarrow R2 + M[E]

④ DIV X, R1, R3 X \leftarrow R1 \div R3

Two-Address Instruction:

① MOV R1, A R1 \leftarrow M[A]

② SUB R1, B R1 \leftarrow R1 - M[B]

③ MOV R2, C R2 \leftarrow M[C]

④ MUL R2, D R2 \leftarrow R2 * D

⑤ ADD R2, E R2 \leftarrow R2 + E

⑥ MOV X, R1 X \leftarrow R1

⑦ DIV X, R2 X \leftarrow X \div R2

\rightarrow One Address Instruction:

① Load A AC \leftarrow M[A]

② SUB B AC \leftarrow AC - M[B]

③ MOV X1 X1 \leftarrow AC

④ Load C AC \leftarrow M[C]

⑤ MUL D AC \leftarrow AC * M[D]

⑥ ADD E AC \leftarrow AC + M[E]

⑦ MOV X2 X2 \leftarrow AC

⑧ Load X1 AC \leftarrow X1

⑨ DIV X2 AC \leftarrow AC \div X2

⑩ Store X X \leftarrow AC

→ Zero Address Instructions:

$$X = (a-b) \div [(c*d) + e]$$

$$X = ab - (cd * + e) / .$$

SUB; TOS → [a-b]

PUSH; TOS → c

PUSH; TOS → d.

POP; TOS → [cd*]

PUSH; TOS → e.

ADD; TOS → (c*d) + e.

POP; TOS → (a-b) ÷ ((c*d) + e)

$$X = TOS$$

Control Unit

HARDWARED

- HARDWARE
- FAST
- SIMPLE CKT

- NO INTERFACE REQUIRED

- INSTRUCTIONS ARE PROCESSED

DIRECTLY BY PROCESSOR

- NOT SCALABLE

- SHORTER CONTROL UNIT

- SPECIFIC

MICROPROGRAMMING CONTROL UNIT

- SOFTWARE
- SLOW
- COMPLEX

HORIZONTAL

(SUPPORT LARGER CODEWORD) (SUPPORT SMALLER COWORD)

- INTERFACE REQUIRED TO CONVERT INSTRUCTION

- TO MACHINE LANGUAGE

- LARGER CONTROL UNIT

- GENERALIZED

Horizontal
[COMPUTER]

- * Degree of Parallelism is large.

- * Supports longer control word.

- * Additional hardware in form of decoder is used to generate signal.

signal.

- * Faster than Vertical Microprogrammed control unit.

- * It is more flexible than Vertical control unit.

It is less flexible than horizontal control unit but more flexible than hardware control unit.

Vertical
[MODEL]

- * Supports lower degree of Parallelism

- * Supports shorter control word.

- * No Additional Hardware is required.

- * Slower than Horizontal Microprogrammed control unit.

It is used in horizontal micro instruction where every bit in control field attributes to control line.


It is used for each instruction to be performed, decoder, translating this code to individual control signals.

★ It makes less use of ROM encoding than Vertical.

★ It makes more use of ROM encoding than Horizontal

- * It makes less use of ROM encoding than vertical.
- * It makes more use of ROM encoding than horizontal.


Microprogram Control Unit:



Next address information

Microprogram Sequence

Instruction Cycle:



- 1) Fetch: Instructions are fetched from the memory to the Instruction Register.

{ PC → IR (PC passes its instruction to IR) }
following intermediate steps are followed.

- * PC → MAR
- * MAR → Memory
- * Memory → MDR/MBR
- * MBR → IR

- 2) Decode: IR → Instruction Decoder

- 3) Execute: "STORAGE"

- * CPU → MAR
- * { MAR → Memory } this is executed by the steps given below:
- * MAR → Address Bus
- * MDR → Data Bus
- * MBR → Memory

"PROCESS"

- * ID → C[AR]

* CLARJ → Control Memory

* CM → CEDR

* CEDR → AC

FETCH OPERAND



STORE RESULT



INTERRUPT HANDLING

Instruction Subcycle

