

1. James

[illegible]

*Staphylococcus aureus*

*Staphylococcus aureus*

[illegible][illegible]

*Staphylococcus aureus*

*Staphylococcus aureus*

[illegible]

*Staphylococcus aureus*

[illegible][illegible][illegible]



Vector interrupt: TRAP, RST 7.5, RST 6.5, RST 5.5 are automatically transferred to or retrieved to a specific memory location without any external hardware.

We do not require the INTA signal, or an input code, the necessary hardware is already implemented in the microprocessor.

Interrupt	Call location
TRAP	0024 H
RST 7.5	003C H
RST 6.5	0034 H
RST 5.5	002C H

Priority 8P Pin Diagram (from fig no 386 in book)

If ST interrupt mask (SIM): This is a 1 byte instruction, i.e. used for 3 different functions.

(FIRST FUNCTION)

- \* We use mask for RST 7.5, 6.5 & 5.5.
- \* This instruction reads the content of accumulator and enables and disables the interrupts. Bit D<sub>7</sub> is a control bit, it should be 1 for D<sub>0</sub>, D<sub>1</sub> and D<sub>2</sub> to be effective.
- \* If D<sub>3</sub> is 0, then D<sub>0</sub>, D<sub>1</sub> and D<sub>2</sub> will enable the interrupt and logic 1 will disable.

(SECOND FUNCTION)

- \* The second function is to mask RST 7.5, D<sub>4</sub> is the additional control bit for RST 7.5, If D<sub>4</sub> is 1, RST 7.5, is masked. This is used to override or ignore RST 7.5, without masking it.

(THIRD FUNCTION)

- \* To implement serial I/O transmission with D<sub>7</sub> and D<sub>6</sub> of the accumulator, are used for this purpose and do not affect the interrupts. If bit D<sub>6</sub> is 1, then bit D<sub>7</sub> is used to transmit serial output.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SOD	SDE	X	R 7.5	MSE	MT 7.5	M 6.5	M 5.5

↓  
Rst Mask Set Enable  
↓  
RST 7.5  
↓  
RST 6.5  
↓  
RST 5.5

RST 7.5, 0, bit 0-2 ignored  
If bit 3, mask is set  
Else just 13 masked




RMF Read Interrupt Mask? This is a 1 byte instruction that can be used for following functions.

Function 1: To read interrupt mask, this instruction loads the accumulator with 8 bits, indicating the current status of interrupts.

Function 2: To identify pending interrupt, bits D<sub>4</sub>, D<sub>5</sub>, and D<sub>6</sub> are used for this purpose.

Function 3: To receive serial data, bit D<sub>7</sub> is used for this purpose.



(Data Transfer Set)

- 1) MVI R, 8 bit
- 2) MOV R<sub>d</sub>, R<sub>s</sub>
- 3) LXI R<sub>p</sub>, 16 bit
- 4) OUT 8 bit
- 5) IN 8 bit
- 6) STA 16 bit
- 7) LDA 16 bit
- 8) LDA × R<sub>p</sub>
- 9) STAX R<sub>p</sub>
- 10) MOV R<sub>p</sub>, M
- 11) MOV M, R

Arithmetic Instructions

- 1) ADD R
- 2) ADI 8 bit
- 3) ADD M
- 4) SUB R
- 5) SUI 8 bit
- 6) SUB M
- 7) INR M
- 8) INR R
- 9) DCR R
- 10) DCR M
- 11) INX R<sub>p</sub>
- 12) DCX R<sub>p</sub>
- 13) DAD B
- 14) DAD D

Logical Instructions

- 1) ANA R
- 2) ANI 8 bit
- 3) ORA R
- 4) ORA M
- 5) ORI 8 bit
- 6) XRA R
- 7) XRAM
- 8) XRI 8 bit
- 9) CMA
- 10) CPI 8 bit
- 11) RLC
- 12) RRC
- 13) CMA
- 14) RAR
- 15) RAL

Carry with  
Carry without



## Branching instructions.

JMP (16 bit address)

- 1) JZ 16 bit address (Jump when Zero)
  - 2) JNZ 16 bit address (Jump Not Zero)
  - 3) JC 16 bit address (Jump if Carry)
  - 4) JNC " (Jump if not carry)
  - 5) JPE " (Jump if Parity Even)
  - 6) JPO " (Jump if Parity Odd)
  - 7) CALL " (Call)
  - 8) RET 16 bit address (Return)
  - \* HLT (Halt)
  - \* NOP (No operation)
- } Machine Control Instructions


Looping: This programming technique is used to instruct the microprocessor, to repeat task, a loop is setup by using jump instructions and changing the sequence of execution, and performing the task ahead. Counting and indexing are used to set up a loop, it can be classified into 2 types:

- 1) Continuous looping
- 2) Conditional looping

- 1) Continuous looping: This loop is set up by using the unconditional jump instructions, as shown in the flowchart.

A continuous loop doesn't stop repeating until the system is reset.

Eg: A continuous counter on a continuous monitoring system.



- 2) Conditional looping: Conditional loop is set up by conditional jump instructions. These instructions check flags (0, carry etc.) and repeat the specified task, if the conditions are satisfied. These loops include counting & indexing.

\* The counter is set up by loading an appropriate count in a register.

- \* Counting is performed either by incrementing or decrementing the counter.
- \* Loop is setup by conditional jump instruction
- \* End of counting is indicated by a flag.

