PAGE NO.: DATE: 1 120

Unit: 2 combinational and Sequential arcuit

Combinational Circuit:

IP =	10.0	O/P
Variables m'	Combinational Circuit	m variables
	araa	

When logic gates are connected together to peroduce a specified output in certain specified combinations of Input Variables with no memory Involved, then the resulting circuit is called combinational circuit.

- Output depends only report present Input
- · Combinational circuit performs operations that can be specified logically by a set of Boolean functions. A combinational circuit may have m' binary Inputs and m binary Outputs,


Example: Half Adder, Full Adder, Stalf Subtractor, Full Subtractor, Multiplexer, Demultiplexer, Encoder, Decoder (Code Convertor).


How to disign combinational circuit:

- · Analyse the given problem and Edentify number of Input and Output Variables.
- · Write truth table based upon specification of problem.


Centret Truth Japa in Francisca Deckan Expression		
the state of the s	TO EXPRINGE OUR	6
Circuit for the above obtain	d Supert	4
A CONTRACTOR		
pital system for a lar maje	warning signal	Abc.
(b), Ignition on on off	(x) au (a)	
e		3
0		
1 1		
0	ques- obefference between	difference between combinational circuit and sequential
,	CERCULE.	
2 10 20	Parameters Combination	-
Cont. Distant		Combinational Logic Circuits Sequential Legic
	obefinition att any ensteen	mal sogic liveuits sequential segic cinouits
muze 2 m (1, 4, 6, 7)	state of the inputs	
07 77 70 00	Time Home of hot	THE RESIDENCE OF THE PARTY OF T
14 5 (1 7 D)		the state of the latest st
Ninmised Booken Expension	dency	NAME OF TAXABLE PARTY OF TAXABLE PARTY OF TAXABLE PARTY.
C E.	Expression. Company a depital system for a lar may company where we want to disign a for a car may company where are 3 inputs: sights a stay or Night (b), Ignition on ar off of the have to minimize $\Sigma m(1, 4, 6, 7)$ Ne have to minimize $\Sigma m(1, 4, 6, 7)$	aus-

			DATE.	
Numouy	on inputs only. No need stone the previous of the system	obesign a digital system the input variable i	system where output is where shan soo	I only when
Design	Easy to disign and implement the design of these mit. the help of basic systems server	8	c Output	ut
Qu.	logic gates. I begic gates and flip the	4.1	0	
Feedbank.		0 0	100	
	element in the memory		0	
	path. Judback	1 0	1 1	
		1 1	0 1	
Hardware & 3	They are easier to imbound the	1 1	1	
Cost				
C7	Thus implementation sequires costy than sometiment	We have to minimize 2	m(5,6,7)	
700	more hardware. circuits,	a bc 00 01 1:	10,	
Sheed	-		2	
	inputs are applied at the of the secondary	A	1	
	same une inputs so there	Minimized Boolean Expression	sussion is,	
	is a delay in between	y= ac + ab		
100	is gated by a clock	a	- 0	
	Signal	7	4	-
The state of the s		*	K	
			The Care	2 = ac + ab
		7	7 200	9
			(





	DATE: 1 120					E E	MGE NO.	
	beepagation delay. That means, the emport bets must a)	Fox 4	4 input		put re	(2 input sumpared to 2 output	& subput)	
The state of the s	increases the total propagation delay of the full	8 >			4	A	0	
22.12.25				8		76	(B>A)	
	Comparing Two input			1				
					1) AB	(A>B)	
The state of	Input			8	1		1700	
	A B A=B A>B B>A						1	
) 0	A	Ao	0	80	AAo=BBo	AAo > BBo	AA, CBB
N. W.	H CO H	0	0	3 0	- 0		0	1
	1 0	0	0 0		0 +	0	0	+
13		0	0	ASA MA	1	0	0	1
		0	-	0	0	0	-	0
1) 48	HOE A=B; XNOR	0	-	- 0	0 -	0 -	0 0	1
100	B	0	-	-	1	0	0	1
		-	0	0	0	0	1	0
For	FOR A>B; AB		00	- 0	0 +		0 +	0
- Varbran	1	一	0	-	-	0	0	-
8	News And Associated a	- A	1	0	0	0	1	0
COLL COMME		-	-	0	-	0		0
for	for hyp.	-	-	1	0	0		
No.		-	+	1	-		0	
P .	857A	T	1	1	1			
C	1			Section 1985				



			e e e e e e e e e e e e e e e e e e e	100	
Shout Subjut To To	Now a path to the output is enabled and of how a path to the output.	Mod in Implementation of Boolean functions Mod in Communication Systems, Computer Memory Jelephon Network, Transmission from the Computer System of a Satellite.		Note: Can never have two input connected to cut at a function:	DATE:
S Jo Soft deafram		Sugram Busk Diagram	T ₁	Charactoristic Equation: Y= SoIo + SoII	PAGE MG. DATE: 1 Fith

