



Unit : 1Basic Amenities of Computer Organisation :

- ★ ALU
- ★ ALU operations
- ★ Control design
- ★ I/O organization
- ★ Storage

Arithmetic Circuit :

(Control value / Control Input)

* $B \oplus 0 = \bar{B}.0 + \bar{\bar{B}}.\bar{0} = 0 + B = B$

* $B \oplus 1 = \bar{B}.1 + B.\bar{0} = \bar{B} + 0 = \bar{B}$

$(A \oplus B = \bar{A}.B + A.\bar{B}) \& (\bar{0}=1) \& (\bar{1}=0)$

A	B	M	C _{in}	Y
A	0	0	0	Transfer (A)
A	0	0	1	Increment (A+1) / Dec
A	B	0	0	Addition (A+B)
A	B	0	1	Addition with Carry (A+B)
A	B	1	0	Subtraction with Borrow
A	B	1	1	(A+B)
				A+B+1 (Subtraction)

* $A+1 = A-1$

∴ $A+1 = A+0+1$

$= A+\bar{1}+1$

$= A-1$

→ System Bus : 1) Address Bus

2) Data Bus


3) Control Bus

Memory $\xrightarrow{\text{Read operation}}$ Processor


Processor $\xrightarrow{\text{Write operation}}$ Memory

→ Registers : 1) MAR : Memory Address Register


2) MDR : Memory Data Register



• We perform Read and Write operations MAR and MDR are used.




(Read operation)




(Write operation)



Two types of Bus transfer:

- a) By Multiplexer
- b) By Decoder



Processor Organization:






SEEA	SEEB	SEEO	OPR
001	100	110	000

Control Word

Stack Organization:



* Push operation:

- 1) $SP \leftarrow SP + 1$
- 2) $MSP1 \leftarrow DR$
- 3) If $SP = 0$; $full \leftarrow 1$
- 4) $Empty \leftarrow 0$

* Pop operation:

- 1) $DR \leftarrow MSP1$
- 2) $SP \leftarrow SP - 1$
- 3) If $SP = 0$; $empty \leftarrow 1$
- 4) $Full \leftarrow 0$

Addressing Modes

- * Immediate
- * Direct
- * Indirect
- * Register Direct
- * Register Indirect

Instructions: Combination of operations and operands.

* Number of subinstructions required to run an instruction, are depend to as Microinstructions.