DATE 04/04/24
PAGE NO.

(Unit:3)

Control Design

OPCODE	OPERAND

→ 3 ADDRESS INSTRUCTION

→ 2 ADDRESS INSTRUCTION

→ 1 ADDRESS INSTRUCTION.

→ 0 ADDRESS INSTRUCTION

$X = (a+b) \times c$

★ **3 ADDRESS INSTRUCTION :**

ADD R1 A,B. R1 ← M[A] + M[B]

MUL X R1,C X ← R1 * M[C]

★ **2 ADDRESS INSTRUCTION :**

MOV R1,A R1 ← M[A].

ADD R1,B R1 ← R1 + M[B]

MUL R1,C R1 ← R1 * M[C]

Use X instead of R1.

→ **One Address Instruction:**

① LOAD A AC ← M[A]

② ADD B AC ← AC + M[B]

③ MUL C AC ← AC * M[C]

④ STORE X X ← AC.

Zero Address Instruction: $(ab+)*c$

$\Rightarrow ab+c*$

$X = ab+c*$

ADD ; TOS → [a+b]

TOS → [c]

MUL

TOS → [(a+b)*c]

POP → (X) operation

[X = (a+b)*c]

$X = (a-b) \div [(c*d)+e]$

$X = \frac{(a-b)}{(c*d)+e}$

Three Address Instruction:

① SUB R1 a,b R1 ← M[A]-M[B]

② MUL R2 c,d R2 ← M[C]*M[D]

③ ADD R3,R2,e R3 ← R2+M[E]

④ DIV X R1,R3 X ← R1 ÷ R3

Two-Address Instruction:

① MOV R1, A R1 ← M[A]

② SUB R1, B R1 ← R1 - M[B]

③ MOV R2, C R2 ← M[C]

④ MUL R2, D R2 ← R2 * D

⑤ ADD R2, E R2 ← R2 + E

⑥ MOV X, R1 X ← R1

⑦ DIV X, R2 X ← X ÷ R2.

→ One Address Instruction:

① Load A AC ← M[A].

② SUB B AC ← AC - M[B].

③ MOV X1 X1 ← AC.

④ LOAD C AC ← M[C]

⑤ MUL D AC ← AC * M[D].

⑥ ADD E AC ← AC + M[E].

⑦ MOV X2 X2 ← AC.

⑧ LOAD X1 AC ← X1

⑨ DIV X2 AC ← AC ÷ X2

⑩ STORE X X ← AC.

Date 08/04/24
Page No.

→ Zero Address Instructions:

$X = (a-b) \div [(c*d) + e]$

$X = ab - (cd* + e) \%$

SUB ; TOS → [a-b]
PUSH; TOS → e
PUSH; TOS → d.
POP ; TOS → [cd*]
PUSH ; TOS → e.
ADD; TOS → (c*d) + e.
POP; TOS → (a-b) ÷ ((c*d)+e).
[X = TOS]



Date / /
Page No.

	Horizontal [COMPUTER]	Vertical [MOBILE]
★	Degree of Parallelism is larger.	★ Supports lower degree of Parallelism
★	Supports longer control word.	★ Supports shorter control word.
★	Additional Hardware in form of decoder is used to generate signal.	★ No Additional Hardware is required.
★	Faster than Vertical Microprogrammed Control Unit.	★ Slower than Horizontal Microprogrammed Control Unit.
★	It is more flexible than Vertical control unit.	★ It is less flexible than horizontal Control Unit but more flexible than Hardwired control unit.
★	It is used in horizontal micro instruction where every bit in control field attaches to control line.	★ A code is used for each instruction to be performed, decoder, translates this code to individual control signals

DATE / /
PAGE NO.

★	It makes less use of ROM encoding than Vertical.	★ It makes more use of ROM encoding than horizontal

Date 19/04/24
Page No.

★ It makes less use of ROM encoding than Vertical.	★ It makes more use of ROM encoding than horizontal

Microprogram Control Unit:



Microprogram Sequencer

Instruction Cycle:



Date / /
Page No.

1) Fetch: Instructions are fetch from the memory to the Instruction Register.

{PC → IR (PC passes its instruction to IR)}
following intermediate steps are followed.

★ PC → MAR
★ MAR → Memory
★ Memory → MDR/MBR
★ MBR → IR

2) Decode: IR → Instruction Decoder

3) Execute: "STORAGE"

★ CPU → MAR
★ {MAR → Memory} this is executed by the steps given below:
★ MAR → Address Bus
★ MDR → Data Bus
★ MDR → Memory

"PROCESS"

★ ID → C[AR]

Date / /
Page No.

★ C[AR] → Control Memory

★ CM → C[DR]

★ C[DR] → AC



Instruction Subcycle