
The processor which is a main part of computer. The execution unit contains a set of register for storing date and an arithmetic and logic operations. The processor can be disigned to fulfil the requirements of a set of data paths for specific applications.

The processor has three main parts:

i) Registers "ii) ALU iii) control unit.



Procesor & memory architecture of a

D Control Unit: - The control west of the CRU selects and interprets program instructions and then sees that they are executed Some special purpose registers IR and PC hold the current & next instruction respectively. Decoder is used to decode & interpret the meaning of each and every instruction supported by the CPU Leach instruction is accompanied by missoinstruction microcode which tell the CPU how to execute the instructiony. 2) 7/20: - De The ALU of the CPU is the place where the actual encection of the instruction takes place during the data processing operation. 3) Kegisters: Registers are used to hold information on a temporary pasis and are part of the CPU (not main memory). The length of a register equals the number of bits it can store, as 8,16,32,64 bits.) The size of the register is sometimes called the wordsize, indicates the amount à date, which can computer can process in a given period. There are some registers that are common to all computers. The functions of these registore are as follows: 2) Pageam Counter Register (PC):- holds the address of the next instruction ii) Intruction register (IR): - holds the current instruction that is being Address part is sent to MAR. Operation part is sent to control section "iii) memory Adobress Register (MAIR): - holds the address of active memory-loc. in memory Buffer Register (MBR): - holds the writing the memory word reach from or weitten to in memory. I put / output Register: - Communicates coeth I/o clevices.

vi Radianaldo Register: - hold the inetial dotter to be operated upon,
the intermediate results and also the final results of processing of m. vie Accumandates Rogistor: General purpose Register :- needed for storing pointers, counters, return addresses, temporary results, and partial products during MULT. in) Accumulator Register (A): - It is commonly used to perform Asithmetic & logic operations, the result of an ARL operation is stored in Accumulate

Dorking of Processor organization

D CU takes the adds of next peogram instruction from PC. 2) IR is iniated with current instruction comes from PC.

3) IR sends address to MAR and data to MBR.

4) Now CU sends the operation part to the decodes.

5) Decoder interprets the instruction and accordingly cusends

a segnal to the ALU.

6) The ALU performs the necessary operation on the date and signals the CU as soon as it has finished.

7) As instruction is executed, next instruction get loaded into PC for enecuteon automatically, and steps 1 to 7 get repeated.

F General Register Osganization

In this organization, the registers communicate with each other not only for direct data transfers, but also while performing various microoperations. When a large number of registers are included in the CPU, it is most efficient to connect them Through a common bus system. Hence it is recessary to provide a common unit that can perform all arithmetic, logic and shift microoperations in the processor.

for encample, 7 régisters are used for general purpose. Nou

following addition needs to be performed: on R3 + R1+R2)

i) RI, R2 -> 20urce register


1) R3 -> destination register.

iii) MUXA selector (SELA): to place the contents of Rinto Bus A.

iv) MUXB selecter (SELB): to place the content of R2 Into BusB.

r) ALU operation selector (OPR): to provide the arithmetic addition A+B

i) Decodir distinction selector (SELD): to transfer the content of the



Control word: - A control word is formatted to perform a specified operation. The control word consist of four fields. These fields contour three wits each, and one field has four bets. The 13 kit control word when applied to the selection inputs of ALU specify a particular micro operation. General formal of control word is as follows:

SELA SELB SELD OPR

Encocking of fegister reliction is a shown in the following table:

	Benory Code	SELA	SEL B	SELID
	1-1	Ext. Inhut	ent. Ont.	None
	000	PILL	WORTE JO	LITER BLOOM
	2010	82	R2	R2
	2011	63	R3	10/13
	1000 mail	RU	00 100	NA KY
	101	45	05	K5.
	6 110	R6	R6	F6
	7.411	RA	<b>R</b> 7	
200				The second second

The Function table for andhmetic and logic operations is as follows.

OFF Select	operation	Symbol
# 0000 # 0001 2 0010 3 0011 U 0100 5 0101 C 0110 7 0111 8 100x 101x 101x	Tolanfes, Al  Snockament A  Add A+B  Add with casey A+B+1  Subtract with possew A-B-1  Subtract A-B  Decarament A(A-1)  Transfes A  OR(AVB)  XOR (ABB)  AND (AB)  Complement A Or Not A	TSFA  INDABBBBA  ABBBBA  TSF  ORRA  ANDA  ORRA  ACOM  ACOM

Example.

D R3  $\leftarrow$  R1 + R2 SELA SELB SELD OPR 001 010 011 0010 FOR R1 FOR R2 FOR R3 FOR addition (+)

2) RI \( R2 - R3\)

SELA SELB SELD OPR.

O10 011 001 0101

R2 R3 R1 for subtration (-)

Stack Objanization

A stack is a storage device that stores information in such a manner that the item stored last is the first item retiral. Stack is a temporary storage of kinary information cluring the execution of a program. The register that holds the address for the stack is called a stack pointer (SP) because its value always points at the top item in the stack.


remove pater can be stored on stack by using PUSH operation and sensor from the stack by using POP. Accordingly to operations of increaments or dicreaments.

Register Stack :
x A stack can be placed in a portion of logic memory or it can be organized as a collection of finite number of memory wards or registers.

Deta stored in the main memory of a computer can be organized as a stack, with successive elements occupying successive memory, locations. and using a percessed sequent of the best pointed in Consulty manage is no Extremed into seek some the part was and the control of and current topelement 40 30 e Bottom element Block diagram 20 of 64-word stack. for enample, In a 64-word stack, the SP contains 6 bits because 26 = 64. Since SP has only 6 bits, it cannot enceed a number greater The one but register FULL = I when stack is full and 1b lego is EMPTY = I when stack is empty of items. DR is the data register that than 63 (111111in binory). holds the binary data to be written into or read out of the stack. Initially SP > 0, EMPTY = 0, FULL = 0. AUSH operation is implemented with the following sequence of miero operations: SP < SP+1 grereament SP M[SR] < DR write item on top of the stack of (SP=0) then (FULLED) check if stack is full. mark the stack not empty. EMPTY < 0 POP operation consists of the following sequence of microoperations: DR < M[SP] read item from the topique stack SP < SP+1 Decleament SP of (SP=0) then (EMPTY=1) check if stack is empty mark the stick not full. full to

Memory Stack: - The implementation of a stack in the CPV is done by assigning a portion of memory to a stack operation and using a processor register as a stack pointer. Computer memory is partitioned ento three segments: program data and stack. PC - points next instruction address in the program cured an instruction address in the program of season instruction address in the program to have to AR - point at an array of clata lured during execution phase to SP - points -1 SP - points at the top of the stack sused to push or populars. The tree registers are connected a common address bus. Pagram (instruction) Data (operands) 3000 F. V. & SP 3998 3999 Computer memory 4000 I.V. 9 5P Block Dingsom Reverse Polish Hotation: - The stack is a reverse operation. Arithmetic operations are implemented represented in these notations: w+ oc Infix + wore prefix or Polish notation writ postfix or reverse polish notation. The stack is a reverse operation so using postfix notation.

(wxn)+(yxz) Infix postfu wn \* 42x + + xwn xyz parfix




1) It single Accumulator organization

In early disign, the accumulator was one of the processor registers which is used implicitly in all operations performed by the processors. It has the feature of data storage and addition lie. any quantity transferred to an accumulator was automatically odded to its previous content.

Instructione are fetch by the program control unit (PCU) using program countin CPC. These instructions are executed En the doto processing wist which contains an n-bit arithmetic logic unit (ALV) and accumulator register (AC) and a data

signster (DR). There may be more than one such register.



Eingle accumulation Pared Regula