





Software, Compiler, CPU binary machine instructions for having particular Assembly Code assemblet memory CPUIC RISC: Reduced Instruction Set Computing load- store architecture has register file of storing upto 32 values 31 instructions read from & write back to file > btw memory and register. opcode general classification of instruction of determine which of remaining fields are needed, how or they laid out encoded in remaining instruction bits b) function field (funct 3/ funct 7) > specity exact in performed by instruction. 0) 851/852 indices (0-31) indentifying respister in register fles Index (0-31) of register into which result wailler el immediate value both bits. Value give offset for indexing

