ELD LAB 4 HOMEWORK
Aditya Gautam
2023043

- Project Directory

```
vio_wrapper.v
|__ top_count.v
|    |__ clock_wizard_ip (cmt)
|    |__ clk_div_rtl.v
|    |__ counter_6bit.v (= digital counter)
|__ vio_ip (virtual input output)
|__ ila_ip (integrated logic analyzer)
```

- Files

– vio_wrapper.v



- top_count.v

```
1 2 3 4 5 6 7 8 9 [2] nvim  ARCHLINUX IP 192.168.1.14 CPU 0.86% MEM 25.99% VOL 0% BAT 38% TIME 07:48 PM DATE Sep 13, Fri
19 //
20 //////////////////////////////////////////////////////////////////////////////////


23 module top_count (
24     input Clk_100M,
25     input reset,
26     output [5:0] sec, min
27 );
28
29   wire Clk_8M, Clk_1Hz;
30
31   // CMT INSTANTIATION
32   clk_wiz_0 cmt (
33       // Clock out ports
34       .Clk_8M  (Clk_8M),    // output Clk_8M
35       // Clock in ports
36       .Clk_100M(Clk_100M)
37   );  // input Clk_100M
38
39   // FREQ DIVISION INSTANTIATION
40   clk_div_rtl fd (
41       .Clk_8M (Clk_8M),
42       .Clk_1Hz(Clk_1Hz)
43   );
44
45   // COUNTER INSTANTIATION
46   counter_6bit counter(
47       .Clk_1Hz(Clk_1Hz), .reset(reset), .sec(sec), .min(min)
48   );
49
50
51 endmodule
```

- clk_div_rtl.v

```
1 2 3 4 5 6 7 8 9 [2] nvim  ARCHLINUX IP 192.168.1.14 CPU 0.87% MEM 26.03% VOL 0% BAT 38% TIME 07:48 PM DATE Sep 13, Fri
8  // Module Name: clk_div_rtl
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////


23 module clk_div_rtl (
24     input  Clk_8M,
25     output Clk_1Hz
26 );
27
28   reg [23:0] Count_reg = 0;  // Initialization of FFs during FPGA configuration
29   reg [23:0] Count_next;  // output of combinational circuit...can not be initialized
30   always @(posedge Clk_8M) begin
31     Count_reg <= Count_next;  // D-FF
32   end
33
>> 34   always @(*)  // Comb. ckt to find out next state     ■ Use 'always_comb' instead of 'always @*'. [Style: combinational-logic][always-comb]
35     Count_next = Count_reg + 1;
36
37   assign Clk_1Hz = Count_reg[23];
38
39 endmodule
40
```

- counter_6bit.v



```
module counter_6bit (
    input Clk_1Hz,
    input reset,
    output [5:0] sec,
    output [5:0] min
);

  reg [5:0] sec_count_reg = 0, sec_count_next;
  reg [5:0] min_count_reg = 0, min_count_next;

  always @(posedge Clk_1Hz) begin
    if (reset)
      sec_count_reg <= 0;
    else
      sec_count_reg <= sec_count_next;
  end

  always @(*) begin
    if (sec_count_reg == 59)
      sec_count_next = 0;
    else
      sec_count_next = sec_count_reg + 1;
  end

  always @(posedge Clk_1Hz) begin
    if (reset)
      min_count_reg <= 0;
    else
      min_count_reg <= min_count_next;
  end

  always @(*) begin
    if (sec_count_reg == 59)
      if(min_count_reg == 59)
        min_count_next = 0;
      else
        min_count_next = min_count_reg + 1;
    else
      min_count_next = min_count_reg;
  end

  assign sec = sec_count_reg;
  assign min = min_count_reg;

endmodule
```

- Demo Video

https://drive.google.com/file/d/1bg8vfQwtstMj4F2m2TnLNVGippfps4kJ/view?usp=sharing

(Change the video quality to highest possible since the default quality preset is very pixelated)