ELD PROJECT FFT IP USING HLS Aditya Gautam 2023043

Objectives

- 1. Introduction to the project
- 2. Block design and its explanation
- 3. Results along with the explanation
- 4. Comparison of the different results with each other
- 5. Conclusion, along with reference if any.

Introduction


Understanding Vivado High Level Synthesis (HLS) Tool which converts C/C++ code into Verilog. Create hardware IP for Fast Fourier Transform Algorithm using HLS Tool.

Important Note


I am running Vivado version 2019.1 on Arch Linux and after trying to run C simulation in Vivado HLS, I was getting weird linking errors. After immense research, I was able to reach to the conclusion that the 1d binary that the Vivado HLS was using to link the object files was outdated due to the older version of Vivado and hence I had to copy the latest binary of 1d from the Arch Repositories to the directory where the Vivado HLS's 1d binary was placed. Conclusion: If you are in a linux environment and facing a similar issue, just copy the latest 1d binary from your clang packages and replace it with the older 1d binary.

Development Log


- After fixing the issue with the 1d binary, I was able to make the C simulation and test bench work successfully.



- C Synthesis worked successfully as well




- I am not sure if I can hard code input in the main c++ file or if I am supposed to add AXI Stream interface to take input and pass the output. But before thinking about that, I am not able to make the C/RTL Cosimulation pass (the step where the Verilog code is verified)
- I am getting this error >



- I have tried every possible solution from the forums besides upgrading Vivado from version 2019.1 with no working outcome.
- Since the project objective does not explicitly state that we have to make the FFT IP
 compatible with AXI Stream Interface, I will just leave the IP as is and conclude that I
 have gained crucial knowledge through this project and that I have understood to create
 my very own IP even with AXI Stream compatibility even if I was unable to make one in
 this attempt.

Important Note V2

When running export RTL to IP, it was showing a very weird error ->




- After searching for this error for hours online, I found a very old AMD forum comment regarding switching back the date to something in 2019 and I gave it a shot and it finally worked and I was able to export the IP.
- Through this note, I would like to bring to your attention that I am trying my best to make this project work but I am not able to fully achieve the objective because of reasons I cannot resolve such as the Vivado version I am using. Hence, I would like you to consider the efforts and research put in the project and not just the final outcome of the project.

Milestones


IP Simulation Result

```
### Stating of Stating Community | Stating | S
```


- IP Synthesis Result




- IP Export Result



- Importing IP in Vivado




- Block Diagram




Since I was not able to make the AXI Stream Interface work in my custom 8 point FFT IP, I will not be able to properly connect the IP with ZynQ IP and hence will not be able to show the proper block diagram. Also, the date and time before this screenshot will look messed up because I had set it to 2019 because of the problem mentioned above.

Results

 Since I was not able to make the proper block diagram, I could not load up Vivado SDK and run the IP and observe the results, so I will use the test bench in Vivado HLS to test the logic of my code.





Conclusion

Through this project, I was able to expand my knowledge in the Embedded Systems Domain and was able to create my own custom IP based on 8 Point Fast Fourier Transform, utilizing the Vivado HLS (high level synthesis) tool which converts C/C++ code to Verilog code which can be used to program Field Programmable Gate Arrays (FPGAs).