


# ECE 270 : Embedded Logic Design $\Rightarrow$ Co + DC



Resource for Quiz: [hobbits.0x3.net/wiky/Main\\_Page](http://hobbits.0x3.net/wiky/Main_Page)  
Lab videos : youtube

Programming: 1st half  $\rightarrow$  Verilog  
2nd half  $\rightarrow$  Embedded C

Theory: FPGA and SoC

Virado 2019.1 (including SDK)  
*arch user repository*

* GRADES:	mid sem	30 %.
	end sem	30 %.
	Surprise quiz	28 %.
	lab hw	15 %.


## LECTURE: 1

\* Which is faster : Analog vs digital ?

$\Rightarrow$  Depends on the use case

\* No product is purely digital/analog ?

$\Rightarrow$  Analog is present in nature however digital can be processed easily and has more use cases.



HDL  $\rightarrow$  Hardware Description language  
 $\hookrightarrow$  eg  $\Rightarrow$  Verilog



- **ASIC design flow:** routed design is used to generate photomask for producing integrated circuits  
 Application specific integrated chip

FPGA

The application can be configured and changed even after fabrication.

VHDL code can be converted to .bit and downloaded directly to FPGA

ASIC

fabricate the chip for one specific application we have to send our VHDL code to the fabrication organization

90% devices are ASIC as of this moment

## • APPLICATION SPECIFIC IC $\Rightarrow$ ASIC

- # High non-recurring engineering cost (NRE) {the cost required for fabrication of the FIRST product} one time cost to research, design, develop and test a new product
- # High cost for engineering change orders hence testing is critical
- # Lowest price for high volume production
- # fastest clock performance (high performance) because ASIC is intended for specific application
- # Unlimited size and low power consumption
- # Design and test tools are expensive
- # expensive IPs
- # steep learning curve

## • Field Programmable Gates Array: FPGA

- # lowest cost for low to medium volume
- # non recurring engineering
- # No NRE cost and fastest time to market
- # Field reconfigurable and partial reconfigurable = upgradable
- # Slower performance than ASIC
- # Limited size and steep learning curve
- # Digital only
- # Industry often use FPGAs to prototype their chips before creating them (FPGA  $\xrightarrow{\text{then}}$  ASIC)

## \* MICRO-CONTROLLERS

simple computer placed inside a single chip with all the necessary components like memory, timers etc., embedded inside and performs a specific task

sequential execution  
commands: one by one  
one task at a time

cannot carry out parallel operation

A microcontroller designed  $\equiv$  GPU for parallel operations

- # consumes less power than FPGA and suitable for edge cases

## \* MICRO-PROCESSORS

ICs that come with a computer or CPU inside and are equipped with processing power.

- # No peripherals like ROM, memory

CPU      GPU      ASIC

flexibility



efficiency



Solution for

the near

future

= ARM + FPGA + GPU


microcontroller : time limited

FPGA

: space limited

## \* LAB : 1 Design of Full Adder

20/08/29



In Hardware, execution occurs parallelly whereas in software, we write programs that run sequentially

Two major HDLs: Verilog & VHDL

more popular  
syntax close to C

easy to master

more prominent  
in Indian VLSI  
industry

1983 : introduced by  
Gateway Design System

Inverted as a SIMULATION  
language. SYNTHESIS was  
an afterthought.

1987 : Verilog

Synthesizer by  
Synopsis

1989 : Gateway DESIGN SYSTEM

acquired by Cadence

Latest verilog version

= system Verilog

↳ much simpler than  
initial versions

1981 - 1983 : US Dept of  
defence developed  
VHDL (VHSIC HDL)

very high speed integrated  
circuit hardware description language

open source  
unlike Verilog  
(closed src)

Afraid of losing  
market share,  
Cadence made  
Verilog open sourced  
(1990)

1995 : became  
IEEE standard 1364

Hardware : parallel processing  
Software : sequential processing

In Verilog, all lines execute parallelly  
unlike languages like, C, C++ etc.


Verilog looks like C but describes hardware

Understand the circuit and specifications  
then figure out the code

## \* VERILOG

- Verilog HDL is case sensitive
- all keywords are in lower case
- statements terminated by semi-colon ;
- Two data types :   
Net (wire) <sup>default datatype</sup>  
variable (Reg, Integer, real, time, realtime)

## \* EXAMPLES



in1	in2	out
0	0	0
0	1	0

// module\_name <ports>

module AND (out, in1, in2);

input in1, in2;

output wire out;

// in1 and in2 are also

// wire datatype since

// it is default type

assign out = in1 & in2;

// data flow - continuous assignment

endmodule

## \* 4BIT FULL ADDER

⇒ Half Adder

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

C <sub>i</sub>	X <sub>i</sub>	Y <sub>i</sub>	C <sub>i+1</sub>	S <sub>i</sub>
0	0	0	0	0
0	1	0	0	0
1	0	1	1	0
1	0	1	0	1

C <sub>i</sub>	X <sub>i</sub>	Y <sub>i</sub>	C <sub>i+1</sub>	S <sub>i</sub>
0	0	1	0	0
0	1	0	0	0
1	0	0	1	0
1	0	0	0	1

module full\_adder\_1bit (  
input FA1\_InA,

input FA1\_InB,

input FA1\_InC,

output FA1\_OutSum,

output FA1\_OutC,

);

assign FA1\_OutSum = FA1\_InA ^ FA1\_InB ^ FA1\_InC;

assign FA1\_OutC = (FA1\_InA ^ FA1\_InB) |

(FA1\_InA & FA1\_InB);

endmodule








# \* LAB: ELD

27/08/24 8:30AM

- For counter to increment every second, Design 8 bit up counter ( $0 \rightarrow 255$ ) using behavioural modelling
- Design 1Hz clock from input 100MHz clock using clock divider
- Lab HW: Design up/down counter with maximum count of 85
- Write a verilog code where output is delayed version of input by 1 clk cycle

Ans) just make a D flip flop

Note: if we want 3 cycle delay, we pass the input through 3 D flip flops




```
module delay_2(Din, CLK, out);
    input Din, CLK;
    output reg* out;

```

```
D_FF F1(Din, CLK, Q);
D_FF F2(Q, CLK, out);
endmodule
```

\*Note: Q and out are reg inside each D-FF block but will be wire in this module because both are inputs from perspective of our module. Look up previous lecture for the same.



- 8 bit up counter
  - (1) block diagram
  - (2) define all signals
  - (3) write code



$$\text{number of flip flops} = 8$$

$$\text{because number of states} = 256$$

Note: in the flip flop, we just store the state of the circuit

```
module counter(
    input CLK, reset,
    output [7:0] count
);

```

```
// flip flop
```

```
always @ (posedge CLK)
```

```
begin
```

```
    if (reset)
```

```
        PS <= 8'b00000000
```

```
// same as PS <= 8'd0
```

```
    else
```

```
        PS <= NS
```

```
end
```

```
// finally, assigning the output
```

```
assign count = PS; // if we take count as wire
```

or \*: some functionality

```
always @ (PS) // if we take count as reg
```

```
begin
```

```
    count = PS;
```

```
end
```

```
endmodule
```

- Note: we need to define NS and PS here because they should be 8bit each but by default size = 1bit

Synchronous active high reset  $\Rightarrow$  D flip flop

• Testbench:


The test bench verilog file will be higher as compared to src file in context of hierarchy.

## \* LECTURE : 6 (Architecture)


27/08/24  
3 - 4:30pm

- Programmable Logic Device (PLD)  
Devices whose...  
Internal Architecture is predefined by manufacturer but are created in a way so that they can be configured in the field to perform variety of functions
- Programmability at the software level  
eg: Arduino / RPI Pico  
But you cannot change the instruction set architecture of the CPU

### \* Fusible Link Technology



### \* PROM : programmable read-only memory (1970)



- blow the fuses as per your logic
  - one-time programmable
  - Single PROM instead of multiple chips  
smaller  
lighter  
cheaper  
less prone to errors (fewer solder joints)  
easy to identify errors / correct errors
  - Designed for use as memories to store computer programs and constant data values
  - Also useful for implementation for simple logic function such as LUT & state machines
- Very high amount of fuses required for complex CKTs  
programmable once only  
need to switch fuse once blown

### \* EPROM : Erasable PROM (1971: by intel)

- can be erased (UV rays)
- multiple time programmable
- smaller in size than fusible linked devices
- burning the IC back, takes minutes to erase by putting in UV container and then put it back
- whole thing is erased all together
- Cannot erase sections of the device.
- expensive
- erasing process becomes complex as density of transistors increases

### \* EEPROM : Electrically EPROM

### \* PLA : Programmable Logic Arrays (1975)

- High delay
- Makes the left side of PROM programmable as well
- Did not get adopted because people were more comfortable with SOF form

### \* Programmable Logic Device

→ SPLD : Simple

→ CPLD : complex

- Complex PLDs (CPLD)

1984

→ Need for bigger (functionally), smaller (size), faster and cheaper technology

→ MegaPAL : interconnection of 4 PAL  
high power consumption

Programmable Array Logic

→ 1984: Altera introduced CPLD using CMOS (high density, low power) and EPROM / EEPROM (programmability)

= multiple SPLDs

→ Added multiplexers to each SPLD so that only the necessary stuff is processed

= to combat higher power consumption

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

LUT look up table

SRAM cells

## • LUT as memory & LUT as ALU

↳ lookup table

→ Operations on memory: read or write

we provide the address of the


memory → 9 bytes

here

you provide the data and the

1 byte ← address

9 bytes ←



## \* FPGA

CLB: configuration logic block

BRAM: block RAM (used to store large amt of data)

input/output block

CMT: clock management tile

FIFO logic

BUFG: Global buffer


DSP: digital signal processing

BUFIO and BUFR: Input/output & Regional buffer

MGT: multi-gigabit transceiver

- we use one oscillator for generating one clock
- we use CMT block for clocks other than the one generated by oscillator

## \* Configurable Logic Block [CLB]



Our flip flop now ↗

Slices	LUT	Flip Flops	Arithmetic & carry chains
2	8	16	2

(4 LUT/slice) (8 FF/slice)  
= 6 input LUT


total: 64 bit of data stored in LUTs  
8 bits stored in each LUT (6 bits input to LUT)

= 512 bit of data in one CLB X see below

## • CLB : SLICES


① SLICEM: Full slice } read and write only  
↳ combinational circuit

- LUT can be used for logic and memory/ SRL (shift register)



② SLICEL: logic and arithmetic only } read only

- LUT can only be used for logic (not memory/ SRL)



• We store large amount of data in BRAM

→ in own FPGA (7-series), there are only 25% SLICEM and 75% SLICEL

CLB\_LL CLB\_LM



So, we can store either 0 or 128 bits in one CLB depending on its type ↗

4 LUTs/slice and each LUT contains 64 bits but in CLB\_LM half mem is taken by slice L

P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

7 input LUT ↗

FPGA → CLB → 2x slices → 4x LUT + MUX + carry chain

↓ ↗ slice M

slice L ↗

LUT used for logic

and arithmetic

+ 4 flip flops or latches

+ 4 additional flip flops

• Memory vs vector

• Vector and mem declarations are not same

• In a vector, all bits can be assigned a value in one statement

• In memory, assigned separately.

reg [7:0] vect = 8'b 10100011

reg array [7:0]; // 8 locations of 1 bit

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;

array [7] = ...;

array [6] = ...;

:

array [0] = ...;



## \* LAB:3 (Running on hardware)

03/09/24


⇒ Let's say our program is an 8-bit upcounter  
the program will run on the hardware  
but how will you observe the output?

- ① One way could be using LEDs (8 of them for 8 bits) to represent the output physically on the board.
- ② Also, we need an additional circuit to convert 100MHz → 1Hz from oscillator ↴
- ③ Also, how will you implement reset signal?  
How about a physical button connected to the board.

Let's take example of 3 bit up counter



here, duty cycle is 50%




We need to find  $\chi$  such that  $\chi > 4 \text{MHz}$  and number of bits of freq. divider

$$\text{here } \frac{\chi}{2^3} = 1 \Rightarrow \chi = 8388608 \text{ Hz} = 8.388 \text{ MHz}$$

(= clock division)  
and hence the frequency divider / counter  
is 23 bits

to get 2Hz as output from above,

We can change no. of bit of counter to 22 ✓



We need 4 codes

→ CMT

→ freq division

→ Counter

→ Top code to converge them all ↴

Notes:

- ① How to get CMT on Vivado?

IP Catalog → Clocking wizard → Clocking → output options  
clocks (clk-100m)  $\equiv 100\text{MHz}$   
 $\equiv 8.388\text{MHz}$

note: the "locked" signal is high when the output signal reaches the intended frequency

after generating clock-wizard,  
we need to instantiate it

to instantiate clocking-wizard:

SOURCES

↓  
IP SOURCES

↓  
clk-wiz-0

...  
...  
Instantiation Template

L clk-wiz-0.v

copy verilog code from here to top-count.v

⇒ How to run code on hardware now?

After instantiating all 3 modules in top-count ⇒

focus only on the i/p & o/p of whole block



Virtual Input Output = VIO

= debugger

= exact replica of test bench  
but now it is running on hardware



## \* Lecture : 8

03/09/21

To get stats about the project go to project summary tab on Vivado

⇒ vector & memory

`reg [7:0] my-reg [0:31];`


↳ memory with 32 positions of 8 bit size each

`integer matrix[4:0][0:31];`

↳ 2 dimensional memory

`wire [1:0] regL [0:3];  
wire [1:0] reg2 [3:0];`

`array2 [100][7][31:24];`



↳ 4th byte from 101<sup>st</sup> column and 8<sup>th</sup> row

`reg [31:0] Data-RAM [0:255]`

read 2nd byte from Address 11  
(index)

`Data-RAM[11][15:8]`

2nd and 3rd byte from address 77

`Data-RAM[77][23:8]`

`print f : C :: $display : Verilog`

## \* Vector indexing

`reg [63:0] word;`

`reg [3:0] byte_num;`

`reg [7:0] byteN;`

`byteN = word [byte_num * 8 + : 8]`

$$= 4 \times 8 + : 8$$

= 32 + : 8 (forward direction)

$$= [39:32]$$

$$\text{word}[7+16] = [22:7]$$

$$a[31-:8] = a[31:24]$$

8 bits of data

from index 31

in backwards

direction

`for(i=0; i<5; i=i+1)`

`$display ("%s", str[i*8:8]);`

⇒ edcba

## \* Verilog: Register vs Integer

- Reg is by default 1 bit wide data type. If more bits are required, we use range declaration.

- Integer is a 32 bit wide datatype.

- Integer cannot change its width. It is fixed.

- Not much utility as compared to Reg/Net

- Typically used for constants or loop variables

- Vivado automatically trims unused bits of Integers.

eg: Integer i = 255;

→ then i = 8 bits

## \* OPERATORS

{  
↳ Unary  
↳ Binary  
↳ Ternary } based on the number of operands

`a = ~b;`

`a = a && b;`

`a = b ? c : d;`

## \* BUS OPERATORS

[ ] Bit/Port Select  $A[0] = 1'b1$

{ } Concatenation  $\{A[5:2], A[7:6], 2'b01\}$

{x}{y} Replication  $\{3\{A[7:6]\}\}$

$= 6'b101010$

<< shift left logical  $\times 2^x$

>> shift right logical  $\div 2^x$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division powers of 2.

eg:  $6(=4'b0110) \xleftarrow{\ll} 4'b1100 (=8+4=12)$

$\xrightarrow{\gg} 4'b0011 (=2+1=3)$

works perfectly only for unsigned numbers

when working with signed numbers, towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic works for signed 2's complement

no such problems when shifting towards msb (<<)

assign { b[7:0], b[15:8] } = { a[15:8], a[7:0] }

↳ byte swap

eg:  $a = 8'hAB = 16'h00AB$

$b = 16'hAB00$

## \* OPERATORS

- Note:

left orith.  
<<<)

- addition multiply modulus

However, if there are no free DSPs, used which is large and slow.

- For multiplication of two N bit numbers, result is max  $2^N$  bits number
  - make sure to define your variables and their size explicitly.

Bitwise operators:  
 operates on &  
 each bit individually

$\sim$	unverse	Output
$\&$	And	can be
$ $	Or	multi-bit
$\wedge$	not	
$\sim\sim$	XNOR	

  - if the two operands are of different lengths, the shorter one is padded with its MSB with signed bit  
 ↴ so number of gates required:  $\max\{\text{len}(A), \text{len}(B)\}$
  - by default everything is unsigned
  - this is how we can tell the tool that we want signed operation:  
 $\text{assign out} = (\$signed(a)) < (\$signed(b))$   
 or we can store the value in signed way using  $\$signed$  and do operation normally,  
 logical operators:

$!$	NOT	Output is
$\&\&$	AND	one bit only
$  $	OR	$0, 1 \leftarrow$
$==$	EQUAL	OR TRUE/FALSE
$!=$	NOT EQUAL	
$<, >, \leq, \geq$	COMPARISON	

a	b	$a \& b$	$a \oplus b$	$a \& \& b$	$a \oplus \oplus b$
0	1	0	1	0/F	1/T
000	000	000	000	0/F	0/F
000	001	000	001	0/F	1/T
011	001	001	011	1/T	1/T

operator is 1  $\Rightarrow$  then logical operator output = 1  
else: 0 (FALSE) (TRUE)

$\Rightarrow$  Reduction Operators: output is also one bit

&	AND
$\sim \&$	NAND
1	OR
$\sim 1$	NOR
$\wedge$	XOR
$\sim \wedge$	XNOR

notation: <operator><operand>  
 eg:  $\sim \& A$   
 $= \sum_{i=0}^n \sim \& A[i]$

$\Rightarrow$  Conditional Operators: condition ? true\_val : false\_val

2:1 mux  $\rightarrow$  sel ? a : b

\* PRACTICE:

```
module max (
  input a, b, c,
  output out
)
  assign out = (a > b) ?
    ((a > c) ? a : c)
    : ((b > c) ? b : c)
```

Hw: design 4:1 mux using conditional operators  
 design 1 bit equality comparator using  $\uparrow$

- 2 basic blocks: always  $\rightarrow$  and initial  $\rightarrow$   
in behavioural modelling
  - both run in parallel  
(will not block the execution of other blocks)

- INITIAL BLOCK
  - starts at #0 and executes only once.
  - we cannot use "always" inside "initial" & vice versa

initial  
begin  
#5 a = 1'b1 after 5 units  
#25 b = 1'b0 after 30 units  
#70 \$finish after 100 units

$b = \#50$     $c \& d$

$\#50$     $b = c8d$  } calculated & assigned  
at  $x = 50$

*calculated at  $x = x$   
but assigned at  $x = x$*

of clock cycles instead of seconds.  
Hence, we use flip flops to create delay  
on hardware

- ALWAYS BLOCK
  - starts at  $t=0$
  - executes statements continuously in a loop
  - statements inside always block are executed

- describes the functionality of the circuit
- used for clock declaration

not Synthesizable on hardware	Synthesizable on hardware	Synthesizable on hardware
X	✓	✓

⇒ ERROR: Multi driver error  
Some variable driving two blocks  
Synthesis error

eg: always @ (posedge clk)

begin

if (rst-n)

$Q \leftarrow D$ ;

end

always @ (negedge rst-n)

begin

if (!rst-n)

$Q \leftarrow 1'b0$ ;

end

- Q is being updated by two blocks simultaneously

## # Parameters

```
module something(
    parameter foo = 1'b0
)
```


\* Digital clock (minute : seconds)  
(behavioural modelling)

$0 \rightarrow 59 \downarrow \downarrow 0 \rightarrow 59$

6 bit up counter

always @ (posedge clk)

HW: modify the digital clk so that the output of CMT block is 16.777 MHz  
clock management time  
24 bit size of the counter



sec\_reg: output of sequential ckt (flip flop)

sec\_next: output of combinational ckt

hence we cannot

initialise it

eg: we do not initialize output of AND ckt

if we initialise it, the tool might ignore the 2nd always block (the one whose o/p is sec-next)

ff: takes the next value and assigns to the current value

note: we are making the minutes logic and seconds logic in separate always blocks due to parallel processing

## • Behavioral modelling for comb. ckt

- (1) multi-driver error
- (2) Incomplete sensitivity list
- (3) Incomplete branch and incomplete o/p assignments

### SOLUTIONS ( $\equiv$ Guidelines)

① → have separate always block for each identifier

→ do not update multiple identifiers in one always block

② designing AND gate wrong. comb. ckt  
 $\text{always} @(\text{in1}) \begin{array}{l} \text{begin} \\ \text{out} = \text{in1} \& \text{in2}; \\ \text{end} \end{array}$  depend on all outputs

→ use always@(\*) for combinational circuits. Note: we are just explaining our logic through code to the tool. Some tools might give warning but some might not. Hence resulting in incorrect logic

\* Note: leaving out an input trigger might result in a sequential circuit

③ always@\* → intention: combinational circuit  
 $\text{if } (\text{a} > \text{b})$

$\text{gt} = 1'b1$   
 $\text{else if } (\text{a} == \text{b})$

$\text{eq} = 1'b1$

\* Problem 1: 2 outputs of one always block

\* Problem 2: for each condition, only one

variable is stored in memory

which we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

when we don't want because sequential

variables are getting updated

and hence the other

variable is stored in memory

&lt;p


## • FPGA Architecture

2 LUT outputs:  $O_5, O_6$

overall outputs:  $-, -MUX, -Q$   
 eg:  $D, D_{MUX}, D_Q$

through multiplexer  
 passed through flip flop  
 (synchronous)  
 and delayed by 1 clock cycle

if we combine 2 6bit LUTs: we get a  
 64 locations  $\leftarrow$  7bit LUT  
 of 1bit size each  $\hookrightarrow$  128 locations




Combining two 2bit LUTs to get a 3bit LUTs

$$\text{eg: } I = 100 \Rightarrow \text{out} = E \\ I = 001 \Rightarrow \text{out} = F$$


Similarly, our S-series FPGA, can combine all 4 6bit LUTs to get max one 8bit LUT

## \* 3input LUT



3input comb. ckt means 8 rows & 1 output cal in truth table

so, only 2 comb ckt can be implemented in one 3input LUT



this is 2input LUTs x 2 how many comb ckt of 2 inputs can be implemented?  
 because 2input = 4 locations and so, either of the output can be used at once

## • LUT 3 architecture

1 comb ckt with 3 inputs ✓

2 comb ckt with 2 inputs (with common inputs) ✓

2 comb ckt with 1 input ✓

## \* Now what about LUT 6?

inputs	comb. ckt.	constraint
$f_1(A, B, C, D, E)$	6	1
$f_2(A, B, C, D, E)$	5	2
$f_1(A, B, C, D, E, F)$	38 (over less)	2

note:  $f_1, f_2, f_3$  wont work because we only have 2 outputs but they give 3 o/p's

$f_1(A, B, C)$   $\cup$   $f_2(D, E, F)$  X because we have only 3 inputs (rest 1 is sel)

## ① MOORE machine



## ② MEALY machine



\* LAB: 5  $\Rightarrow$  design of sequence detector 17/09/24

## FSM

midsem code: write a fsm code for something..


FSM: sequential circuit

" "

FFs + 2 comb. ckt

↓  
output + next state

1011 sequence detector




types: overlapping / non-overlapping

⇒ FSM: finite state machine  
every state has a meaning


## MOORE

$S_0$ : " "  
 $S_1$ : " 1"  
 $S_2$ : " 11"  
 $S_3$ : " 110"  
 $S_4$ : " 1101"



non-overlapping 1111 seq. detector

overlapping case



every state should be unique

5 steps

Vерilog code for FSM (moore)

(1101)

① module definition

2 comb. ckt + 1 sequential ckt

② define variables for present and next state  
size  $\geq$  number of states

`reg[2:0] present-state,  
next-state;`

`parameter S0 = 3'b000`

`S1 = 3'b001`

`S2 = 3'b010`

`S3 = 3'b011`

`S4 = 3'b100`

\* Jhere always blocks

because we have three blocks

1 seq + 2 comb

③ State Register always block

always @ (\*)  
begin

if (clr == 1)

present-state <= S0;

else

present-state <= next-state;

end

Note: non-blocking assignment for sequential ckt

and blocking assignment for comb. ckt

④ next state comb. ckt

always @ (\*)

begin

case (present-state)

S0: if (din == 1)

next-state = S1;

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮

⋮


⋮

⋮

\* lecture: 12

17/09/24

⇒ SLICE ARCHITECTURE



### • LUT


- ↳ combinational ckt
- ↳ memory
- ↳ shift register

#### ① LUT as memory

- only in SLICEM
- synchronous write operation, WEN must be high
- asynchronous / synchronous read operation
  - ↳ when passed through a FF


#### \* Single Port

common address port for synchronous write and asynchronous read i.e. read and write addresses share the same address bus.




#### \* Dual Port


one port for async write + sync read  
one port for async read




#### \* Simple dual port



#### \* 64x1 : Dual Port



#### \* 64x2 : quad port



## \* Lecture: 13

19/09/24

⇒ LUT as Shift Register (SRL)  
(serial in serial out)

```
module SRL(
    input in,
    input clear,
    input clk,
    output QD;
)
    wire QA, QB, QC, QD;

    always @ (posedge clk or posedge clear)
        if(clear)
            QA <= 0;
        else
            QA <= in;

    always @ (posedge clk or posedge clear)
        if(clear)
            QB <= 0;
        else
            QB <= QA;

    always @ (posedge clk or posedge clear)
        if(clear)
            QC <= 0;
        else
            QC <= QB;


    always @ (posedge clk or posedge clear)
        if(clear)
            QD <= 0;
        else
            QD <= QC;
endmodule
```

D-FF( $in, QA$ );      } Some as  
 D-FF( $QA, QB$ );      } above  
 D-FF( $QB, QC$ );      } if D-FF defined  
 D-FF( $QC, QD$ );      already

### Uses of Shift Registers

① multiplying/dividing by power of 2  
\* OR / by  $2^x$

② Delaying output by some clock cycles




OP A, B, C are some operations that take some clk cycles to process input but to hold the functionality of the given circuit, i.e. both pathways reach max at same time, we need 17 clk cycle delay.

to reduce number of FFs needed we use MC31 on the FPGA

## \* LUT as shift Register

MC31 is delayed version of input by 32 cycles



\* note: in the FPGA, MC31 of an LUT is connected to data-in (D12) of the LUT below it ( $n-1^{th}$  LUT only)

- Sync write operation
- fixed read access to Q31 ( $\cong MC31$ ) (LSB unused)
- dynamic read access through 5bit address
- WE cannot have set/reset functionality
- useful for smaller shift registers
- any of the 32 bits can be read out asynchronously by controlling the address.

\* If we write a verilog code, the tool can implement the code with either FFs OR LUTs whereas code with reset will be implemented using FF only.

when shifting, it just chooses the address of the data in memory one bit to the right

one LUT can implement 32 bit shift register.

## \* 64 bit shift register using LUTs

We use 2 LUTs



for 96 bit shift = we need 3 LUTs

now going back to the delay example

max 32 bit delay by one LUT but we need 17 bit delay so we use address bus

so, 1 slice can give  $4 \times 17$  bit input delay

but we need  $64 \times 17$  bit input delay

so, 16 slices needed

$136 \rightarrow 16$  slices needed (FF) (LUT)

$68 \rightarrow 16$  : CLBs needed

in one CLB we have one SLICE M

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 256$  bit mem

128 bit shift register

we just need to remove reset/clear functionality and we need to tell vivado/tool to prefer LUT

shift-min-size: 3 max-dsp: -1 auto: -1

project settings → synthesis

In one CLB, we have

2 slices