


ECE 270 : Embedded Logic Design \Rightarrow Co + DC



Resource for Quiz: hobbits.0x3.net/wiky/Main_Page
Lab videos : youtube

Programming: 1st half \rightarrow Verilog
2nd half \rightarrow Embedded C

Theory: FPGA and SoC

Virado 2019.1 (including SDK)
arch user repository

* GRADES:	mid sem	30 %.
	end sem	30 %.
	Surprise quiz	28 %.
	lab hw	15 %.


LECTURE: 1

* Which is faster : Analog vs digital ?

\Rightarrow Depends on the use case

* No product is purely digital/analog ?

\Rightarrow Analog is present in nature however digital can be processed easily and has more use cases.



HDL \rightarrow Hardware Description language
 \hookrightarrow eg \Rightarrow Verilog

LECTURE : 2

* **combinational circuit**: The output depends upon the present input (same clock cycle)


* **sequential circuit**: Output depends upon the current input and the current state of the circuit

what we get → output + next state


because we go from our state to another

⇒ Note: combinational circuits use clock as its an input as well.

* **D flip flop**: Input is stored at falling edge triggered or rising edge of the clock



* **Sequential circuit using combinational ckt**




* **FSM (finite state machine)**

⇒ Up Counter



Note: if curr state = S_n , the output is n

2 bits required to store in mem




eg: if $PS = S_0^{(0)}$ output is $3 (11)$ ⇒ { Here we should use 2 not gates for the 2 bits}

i.e. $\text{NOT}(0), \text{NOT}(0) \Rightarrow (11)$

So, we are storing current state + processing input (using const clk)

* **Example : 3**

Counter : $2 \rightarrow 4 \rightarrow 6$



$S_0 = 00$


$S_1 = 01$

$S_2 = 10$

$S_3 = 11$

we are not storing 2/4/6 {output}

we are storing $S_0/S_1/S_2$ {state} ↴



NOTE: no. of states is equal to no. of flip flops

since we represent states using 2 bits, we need 2 flip flops

However implementing it using memory is more versatile since we can always change memory (i.e. it is dynamic)

Conclusion,

Combinational ckt's can be implemented using ..

① Pure gates

② Lookup Table

* **FPGA Field Programmable Gate Array**

→ Array of generic logic gates

→ Gates whose logic function can be programmed

→ Programmable interconnection btw gates

→ Field - system can be programmed in the field (after fabrication)

CLB: Configurable logic blocks

BUFG: Global buffer

BuFR: Regional "

BUFI0: Input/Output "

* **Comb CKts on FPGA**

≡ Generic FPGA Design Flow

Requirements

↓

Design specifications

↓

Design Entry { includes:

Hand-drawn schematics, VHDL, Verilog

↓

Behavioural Simulation { done using test benches }

↓

ensures that the design is functionally correct

↓

the code will work on the hardware

↓

we use the same test bench and test the module for functionality

↓

how the components are connected with each other

↓

the code will work on the hardware

<