

ELD LAB HOMEWORK - 2

Aditya Gautam

2023043

- **NOTE:** I am using Arch Linux and my date and time appear on my custom status bar (DWM window manager's default status bar) and hence it does not resemble the one on Windows
- **NOTE 2:** By doing `$ cat [filename]`, I intend to show the contents of the file whose name is given by `[filename]`
- **NOTE 3:** I use neovim as my external editor instead of the inbuilt vivado text editor and hence, the screenshots I have shared of the code do not resemble the vivado UI

```
$ cat up_down_7bit.v
```

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 08/27/2024 10:39:09 AM
// Design Name:
// Module Name: up_down_7bit
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////

module up_down_7bit (
    input clk,
    input reset,
    input up,
    output [6:0] out
);

    reg [6:0] PS = 0, NS = 0;

    always @(posedge clk) begin
        if (reset) PS <= 7'd0;
        else PS <= NS;
    end

    always @(*)
    begin
        if(up==1'b1)
            if(PS == 7'd85)
                NS = 7'd0;
            else
                NS = PS + 7'd1;
        else if(up==1'b0)
            if(PS == 7'd0)
                NS = 7'd85;
            else
                NS = PS - 7'd1;
        end

        assign out = PS;
    end

endmodule
```

```
$ cat up_down_tb.v
```

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 08/27/2024 10:44:36 AM
// Design Name:
// Module Name: up_down_tb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////
```

```
module up_down_tb();
```

```
    reg clk, reset, up;
    wire [6:0] out;
```


```
    up_down_7bit foo(
        .clk(clk),
        .reset(reset),
        .up(up),
        .out(out)
    );
```

```
    always
    begin
        #2 clk = ~clk;
    end
```


```
    initial
    begin
        clk = 0;
        up = 1;
        reset = 1;
        #50 reset = 0;
        #1000 up = 0;
        #2000 $stop;
    end
```

```
endmodule
```


- RESET




- UP




- UP (WRAPPING : 85 -> 0)



- UP to DOWN



- DOWN (WRAPPING : 0 -> 85)



- Main Source Code

```
1 2 3 4 5 6 7 8 9 [3] nvim
22
23 module up_down_7bit (
24     input clk,
25     input reset,
26     input up,
27     output [6:0] out
28 );
29
30 reg [6:0] PS = 0, NS = 0;
31
32 always @(posedge clk) begin
33     if (reset) PS <= 7'd0;
34     else PS <= NS;
35 end
36
37
38 always @(*) begin
39     if(up==1'b1)
40         if(PS == 7'd85)
41             NS = 7'd0;
42         else
43             NS = PS + 7'd1;
44     else if(up==1'b0)
45         if(PS == 7'd0)
46             NS = 7'd85;
47         else
48             NS = PS - 7'd1;
49     end
50 ||
51     assign out = PS;
52
53 endmodule
"repo/notes/sem3/ELD2024_LAB/hw_3/hw_3.srcs/sources_1/new/up_down_7bit.v" 53L, 920B written
```

- Test Bench Code

```
1 2 3 4 5 6 7 8 9 [3] nvim
22
23 module up_down_tb();
24
25     reg clk, reset, up;
26     wire [6:0] out;
27
28
29     up_down_7bit foo(
30         .clk(clk),
31         .reset(reset),
32         .up(up),
33         .out(out)
34     );
35
36     always
37     begin
38         #2 clk = ~clk;
39     end
40
41     initial
42     begin
43         clk = 0;
44         up = 1;
45         reset = 1;
46         #50 reset = 0;
47         #1000 up = 0;
48         #2000 $stop;
49     end
50
51 endmodule
52
"repo/notes/sem3/ELD2024_LAB/hw_3/hw_3.srscs/sim_1/new/up_down_tb.v" 52L, 788B written
```