ELD LAB HOMEWORK - 2 Aditya Gautam 2023043

- NOTE: I am using Arch Linux and my date and time appear on my custom status bar (DWM window manager's default status bar) and hence it does not resemble the one on Windows
- NOTE 2: By doing \$ cat [filename], I intend to show the contents of the file whose name is given by [filename]
- NOTE 3: I use neovim as my external editor instead of the inbuilt vivado text editor and hence, the screenshots I have shared of the code do not resemble the vivado UI

```
$ cat up_down_7bit.v
```

endmodule


```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 08/27/2024 10:39:09 AM
// Design Name:
// Module Name: up_down_7bit
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module up_down_7bit (
     input clk,
     input reset,
     input up,
    output [6:0] out
);
 reg [6:0] PS = 0, NS = 0;
 always @(posedge clk) begin
     if (reset) PS <= 7'd0;
     else PS <= NS;
 end
 always @(*)
 begin
     if(up==1'b1)
         if(PS == 7'd85)
              NS = 7'd0;
         else
              NS = PS + 7'd1;
    else if(up==1'b0)
         if(PS == 7'd0)
              NS = 7'd85;
         else
              NS = PS - 7'd1;
 end
 assign out = PS;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 08/27/2024 10:44:36 AM
// Design Name:
// Module Name: up_down_tb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module up_down_tb();
 reg clk, reset, up;
 wire [6:0] out;
 up_down_7bit foo(
     .clk(clk),
     .reset(reset),
     .up(up),
     .out(out)
 );
 always
 begin
    #2 clk = \sim clk;
 end
 initial
 begin
    clk = 0;
    up = 1;
    reset = 1;
    #50 \text{ reset} = 0;
    #1000 up = 0;
    #2000 $stop;
 end
```


\$ cat up_down_tb.v

endmodule


RESET




- UP




- UP (WRAPPING : 85 -> 0)



- UP to DOWN



- DOWN (WRAPPING : 0 -> 85)



- Main Source Code

```
8 9 [3] nvim
                                                                                           A ARCHLINUX CPU 1.68% MEM 27.63% VOL 8% BAT 42% TIME 11:56 AM DATE Aug 27,
    module up_down_7bit (
        input clk,
        input reset,
        input up,
        output [6:0] out
      reg [6:0] PS = 0, NS = 0;
      always @(posedge clk) begin
        if (reset) PS <= 7'd0;
        else PS <= NS;
      end
      always @(*) begin
                             ■ Use 'always_comb' instead of 'always @*'. [Style: combinational-logic][always-comb] (fix available)
                                                                                                                                            ■ Use 'alway
        if(up==1'b1)
          if(PS == 7'd85)
            NS = 7'd0;
          else
            NS = PS + 7'd1;
        else if(up==1'b0)
          if(PS == 7'd0)
            NS = 7'd85;
          else
            NS = PS - 7'd1;
      end
 50
      assign out = PS;
    endmodule
'repo/notes/sem3/ELD2024_LAB/hw_3/hw_3.srcs/sources_1/new/up_down_7bit.v" 53L, 920B written
```

- Test Bench Code

```
A ARCHLINUX CPU 1.69% MEM 27.61% VOL 8% BAT 42% TIME 11:57 AM DATE Aug 27, Tue
     module up_down_tb();
       reg clk, reset, up;
wire [6:0] out;
       up_down_7bit foo(
        .clk(clk),
         .reset(reset),
         .up(up),
         .out(out)
       always
       begin
        #2 clk = ~clk;
       end
       initial
       begin
         clk = 0;
         up = 1;
         reset = 1;
         #50 reset = 0;
        #1000 up = 0;
#2000 $stop;
       end
    endmodule
 52
"repo/notes/sem3/ELD2024_LAB/hw_3/hw_3.srcs/sim_1/new/up_down_tb.v" 52L, 788B written
```