


ECE 270 : Embedded Logic Design \Rightarrow Co + DC



Resource for Quiz: hobbits.0x3.net/wiky/Main_Page
Lab videos : youtube

Programming: 1st half \rightarrow Verilog
2nd half \rightarrow Embedded C

Theory: FPGA and SoC

✓ arch user repository \leftarrow Vivado 2019.1 (including SDK)

* GRADES:	mid sem	30 %.
	end sem	30 %.
	Surprise quiz	28 %.
	lab hw	15 %.


LECTURE: 1

* Which is faster : Analog vs digital ?

\Rightarrow Depends on the use case

* No product is purely digital/analog ?

\Rightarrow Analog is present in nature however digital can be processed easily and has more use cases.



HDL \rightarrow Hardware Description language
 \hookrightarrow eg \Rightarrow Verilog


LECTURE : 2

* **combinational circuit**: The output depends upon the present input (same clock cycle)


* **sequential circuit**: Output depends upon the current input and the current state of the circuit
what we get → output + next state
because we go from one state to another

⇒ Note: combinational circuits use clock as its input as well.

* **D flip flop**: input is stored at falling (edge triggered) or rising edge of the clock




* **Sequential circuit using combinational ckt**




* **FSM (finite state machine)**

⇒ Up Counter




Note: if curr state = S_n , the output is n

2 bits required to store in mem



* **Another example**



$S_0 = 00$

$S_1 = 01$

$S_2 = 10$

$S_3 = 11$

relation b/w present state & next state $\Rightarrow NS = PS + 1$

done using test benches/ waveforms

doesn't guarantee functional

the calc will work on the hardware

on soft checking test bench

we need 2 flip flops

since we represent states using 2 bits

we need 2 flip flops

we can use 2 flip flops

</div

- **ASIC design flow:** routed design is used to generate photomask for producing integrated circuits
 Application specific integrated chip

FPGA

The application can be configured and changed even after fabrication.

VHDL code can be converted to .bit and downloaded directly to FPGA

ASIC

fabricate the chip for one specific application we have to send our VHDL code to the fabrication organization

90% devices are ASIC as of this moment

• APPLICATION SPECIFIC IC \Rightarrow ASIC

- # High non-recurring engineering cost (NRE) {the cost required for fabrication of the FIRST product} one time cost to research, design, develop and test a new product
- # High cost for engineering change orders hence testing is critical
- # Lowest price for high volume production
- # fastest clock performance (high performance) because ASIC is intended for specific application
- # Unlimited size and low power consumption
- # Design and test tools are expensive
- # expensive IPs
- # steep learning curve

• Field Programmable Gates Array: FPGA

- # lowest cost for low to medium volume
- # non recurring engineering
- # No NRE cost and fastest time to market
- # Field reconfigurable and partial reconfigurable = upgradable
- # Slower performance than ASIC
- # Limited size and steep learning curve
- # Digital only
- # Industry often use FPGAs to prototype their chips before creating them (FPGA $\xrightarrow{\text{then}}$ ASIC)

* MICRO-CONTROLLERS

simple computer placed inside a single chip with all the necessary components like memory, timers etc., embedded inside and performs a specific task

sequential execution
commands: one by one
one task at a time

cannot carry out parallel operation

A microcontroller designed \equiv GPU for parallel operations

- # consumes less power than FPGA and suitable for edge cases

* MICRO-PROCESSORS

ICs that come with a computer or CPU inside and are equipped with processing power.

- # No peripherals like ROM, memory

CPU GPU ASIC

flexibility efficiency


Solution for the near future = ARM + FPGA + GPU

microcontroller : time limited

FPGA : space limited

* LAB : 1 Design of Full Adder

20/08/29



In Hardware, execution occurs parallelly whereas in software, we write programs that run sequentially

Two major HDLs: Verilog & VHDL

more popular
syntax close to C

easy to master

more prominent
in Indian VLSI
industry

1983 : introduced by
Gateway Design System

Inverted as a SIMULATION
language. SYNTHESIS was
an afterthought.

1987 : Verilog

Synthesizer by
Synopsys

1989 : Gateway DESIGN SYSTEM

acquired by Cadence

Latest verilog version

= system Verilog

↳ much simpler than
initial versions

1981 - 1983 : US Dept of
defence developed

VHDL (VHSIC HDL)

very high speed integrated
circuit hardware description language

open source
unlike Verilog
(closed src)

Afraid of losing
market share,
Cadence made

Verilog open sourced
(1990)

implementation
of placement,
routing of
generating bitstream

1995 : became

IEEE standard 1364

Hardware : parallel processing
Software : sequential processing

In Verilog, all lines execute parallelly
unlike languages like, C, C++ etc.


Verilog looks like C but describes hardware

Understand the circuit and specifications
then figure out the code

* VERILOG

- Verilog HDL is case sensitive
- all keywords are in lower case
- statements terminated by semi-colon ;
- Two data types :
Net (wire) ^{default datatype}
variable (Reg, Integer, real, time, realtime)
- Primitive Logic Gates and Switch-Level gates are built in

* EXAMPLES



in1	in2	out
0	0	0
0	1	0

// module_name <ports>
module AND (out, in1, in2);

input in1, in2;

// in1 and in2 are also

// wire datatype since

// it is default type

assign out = in1 & in2;

// data flow - continuous assignment

endmodule

⇒ Half Adder

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

C _i	X _i	Y _i	C _{i+1}	S _i
0	0	0	0	0
0	1	0	0	1
1	0	0	1	0
1	0	1	0	1

module full-adder_1bit (

input FA1_InA,

input FA1_InB,

input FA1_InC,

output FA1_OutSum,

output FA1_OutC,

);

assign FA1_OutSum = FA1_InA ^ FA1_InB ^ FA1_InC;

assign FA1_OutC = (FA1_InA ^ FA1_InB) |

(FA1_InA & FA1_InB)

endmodule

Homework: currently the output = S bits

Hw → make the output → 4bit with

1bit for overflow


* LAB: ELD

27/08/24 8:30AM

- For counter to increment every second, Design 8 bit up counter ($0 \rightarrow 255$) using behavioural modelling
- Design 1Hz clock from input 100MHz clock using clock divider
- Lab HW: Design up/down counter with maximum count of 85
- Write a verilog code where output is delayed version of input by 1 clk cycle

Ans) just make a D flip flop


Note: if we want 3 cycle delay, we pass the input through 3 D flip flops




```
module delay_2(Din, CLK, out);
    input Din, CLK;
    output reg* out;
```

```
D_FF F1(Din, CLK, Q);
D_FF F2(Q, CLK, out);
endmodule
```

*Note: Q and out are reg inside each D-FF block but will be wire in this module because both are inputs from perspective of our module. Look up previous lecture for the same.



- 8 bit up counter
 - (1) block diagram
 - (2) define all signals
 - (3) write code



number of flip flops = 8

because number of states = 256

Note: in the flip flop, we just store the state of the circuit

$$NS = PS + 1$$

```
module counter(
    input CLK, reset,
    output [7:0] count
);
```

```
// flip flop
```

```
always @ (posedge CLK)
```

```
begin
```

```
if (reset)
```

```
    PS <= 8'b00000000
```

```
// same as PS <= 8'd0
```

```
else
```

```
    PS <= NS
```

```
end
```

```
// finally, assigning the output
```

```
assign count = PS; // if we take count as wire
```

or *: some functionality

```
always @ (PS)
```

// if we take count as reg

```
begin
```

```
    count = PS;
```

```
end
```

```
endmodule
```

- Note: we need to define NS and PS here because they should be 8bit each but by default size = 1bit
- Testbench:

The test bench verilog file will be higher as compared to src file in context of hierarchy.

Synchronous active high reset \Rightarrow D flip flop


Synchronous active low reset \Rightarrow T flip flop

* LECTURE : 6 (Architecture)


27/08/24
3 - 4:30pm

- Programmable Logic Device (PLD)
Devices whose...
Internal Architecture is predefined by manufacturer but are created in a way so that they can be configured in the field to perform variety of functions
- Programmability at the software level
eg: Arduino / RPI Pico
But you cannot change the instruction set architecture of the CPU

* Fusible Link Technology



* PROM: programmable read-only memory (1970)



- blow the fuses as per your logic
 - one-time programmable
 - Single PROM instead of multiple chips
smaller
lighter
cheaper
less prone to errors (fewer solder joints)
easy to identify errors / correct errors
 - Designed for use as memories to store computer programs and constant data values
 - Also useful for implementation for simple logic function such as LUT & state machines
- Very high amount of fuses required for complex CKTs
programmable once only
need to switch fuse once blown

* EPROM: Erasable PROM (1971: by intel)

- can be erased (UV rays)
- multiple time programmable
- smaller in size than fusible linked devices
- burning the IC back, takes minutes to erase by putting in UV container and then put it back
- whole thing is erased all together
- Cannot erase sections of the device.
- expensive
- erasing process becomes complex as density of transistors increases

* EEPROM: Electrically EPROM

* PLA: Programmable Logic Arrays (1975)

- High delay
- Makes the left side of PROM programmable as well
- Did not get adopted because people were more comfortable with SOF form

* Programmable Logic Device

→ SPLD : Simple

→ CPLD : complex

- Complex PLDs (CPLD)

1984

→ Need for bigger (functionally), smaller (size), faster and cheaper technology

→ MegaPAL: interconnection of 4 PAL

high power consumption

Programmable Array Logic

→ 1984: Altera introduced CPLD using CMOS (high density, low power) and EPROM / EEPROM (programmability)

E²PROM

= multiple SPLDs

→ Added multiplexers to each SPLD so that only the necessary stuff is processed

= to combat higher power consumption

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

→ ALTERA Programmable interconnect matrix

input / output pins

SPLD like blocks

• LUT as memory & LUT as ALU

↳ lookup table

→ Operations on memory: read or write

we provide the address of the


memory → 9 bytes

here

you provide the data and the

1 byte ← address

9 bytes ←



* FPGA

CLB: configuration logic block

BRAM: block RAM (used to store large amt of data)

input/output block

CMT: clock management tile

FIFO logic

BUFG: Global buffer


DSP: digital signal processing

BUFIO and BUFR: Input/output & Regional buffer

MGT: multi-gigabit transceiver

- we use one oscillator for generating one clock
- we use CMT block for clocks other than the one generated by oscillator

* Configurable Logic Block [CLB]



Our flip flop now ↗

Slices	LUT	Flip Flops	Arithmetic & carry chains
2	8	16	2

(4 LUT/slice) (8 FF/slice)

= 6 input LUT

total: 64 bit of data stored in LUTs
8 bits stored in each LUT (6 bits input to LUT)

= 512 bit of data in one CLB X see below

• CLB : SLICES

① SLICEM: Full slice } read and write only
↳ LUT can be used for logic and memory / SRL (shift register)



read address +

write address

FPGA → CLB → 2x slices → 4x LUT + MUX + carry chain

↓

slice L

↓

LUT used for logic

and arithmetic

slice M

↓

LUT used for memory

+ 4 flip flops or latches

+ 4 additional flip flops

• memory vs vector

• Vector and mem declarations are not same

• In a vector, all bits can be assigned a value in one statement

• In memory, assigned separately.

reg [7:0] vect = 8'b 10100011


reg array [7:0]; // 8 locations of 1 bit

array [7] = ...;

array [6] = ...;

⋮

array [0] = ...;





* LAB:3 (Running on hardware)

03/09/24


⇒ Let's say our program is an 8-bit upcounter
the program will run on the hardware
but how will you observe the output?

- ① One way could be using LEDs (8 of them for 8 bits) to represent the output physically on the board.
- ② Also, we need an additional circuit to convert 100MHz → 1Hz from oscillator ↴
- ③ Also, how will you implement reset signal?
How about a physical button connected to the board.

Let's take example of 3 bit up counter



here, duty cycle is 50%



We need to find χ such that $\chi > 4 \text{MHz}$ and number of bits of freq. divider

$$\text{here } \frac{\chi}{2^3} = 1 \Rightarrow \chi = 8388608 \text{ Hz} = 8.388 \text{ MHz}$$

(= clock division)
and hence the frequency divider / counter
is 23 bits

to get 2Hz as output from above,

We can change no. of bit of counter to 22 ✓



We need 4 codes

→ CMT

→ freq division

→ Counter

→ Top code to converge them all ↴

Notes:

- ① How to get CMT on Vivado?

IP Catalog → Clocking wizard → Clocking → output options
clocks (clk-100m) $\equiv 100\text{MHz}$
 $\equiv 8.388\text{MHz}$

note: the "locked" signal is high when the output signal reaches the intended frequency

after generating clock-wizard,
we need to instantiate it

to instantiate clocking-wizard:

SOURCES

↓

IP SOURCES

↓

clk-wiz-0

...

...

Instantiation Template

L clk-wiz-0.v

↙

copy verilog code

from here to top-count.v

⇒ How to run code on hardware now?

After instantiating all 3 modules in top-count ⇒

focus only on the i/p & o/p of whole block

Virtual Input Output = VIO

= debugger

= exact replica of testbenches
but now it is running on hardware

* Lecture : 8

03/09/21

To get stats about the project go to project summary tab on Vivado

⇒ vector & memory

`reg [7:0] my-reg [0:31];`

↳ memory with 32 positions of 8 bit size each


`integer matrix[4:0][0:31];`

↳ 2dimensional memory

`wire [1:0] regL [0:3];`
`wire [1:0] reg2 [3:0];`

`array2 [100][7][31:24];`

↳ 4th byte from
101th column and 8th row



`reg [31:0] Data-RAM [0:255]`

read 2nd byte from Address 11
(index)

`Data-RAM[11][15:8]`

2nd and 3rd byte from Address 77

`Data-RAM[77][23:8]`

printf : C :: \$display : Verilog

* Vector indexing

`reg [63:0] word;`

`reg [3:0] byte_num;`

`reg [7:0] byteN;`

`byteN = word [byte_num * 8 + : 8]`

$$= 4 \times 8 + : 8$$

= 32 + : 8 (forward direction)

$$= [39:32]$$

$$\text{word}[7+16] = [22:7]$$

$$a[31-:8] = a[31:24]$$

8 bits of data

from index 31

in backwards

direction

for(i=0; i<5; i=i+1)

\$display ("%s", str[i*8:8]);

⇒ edcba

* Verilog : Register vs Integer

- Reg is by default 1bit wide data type. If more bits are required, we use range declaration.

- Integer is a 32 bit wide datatype.

- Integer cannot change its width. It is fixed.

- Not much utility as compared to Reg/Net

- Typically used for constants or loop variables

- Vivado automatically trims unused bits of Integers.

eg: Integer i = 255;

→ then i = 8bits

`byteN = word [byte_num * 8 + : 8]`

$$= 4 \times 8 + : 8$$

= 32 + : 8 (forward direction)

$$= [39:32]$$

$$\text{word}[7+16] = [22:7]$$

$$a[31-:8] = a[31:24]$$

8 bits of data

from index 31

in backwards

direction

for(i=0; i<5; i=i+1)

\$display ("%s", str[i*8:8]);

⇒ edcba

* OPERATORS

{
↳ Unary
↳ Binary
↳ Ternary } based on the number of operands

`a = ~b;`

`a = a && b;`

`a = b ? c : d;`

* BUS OPERATORS

[]

Bit/Port Select $A[0] = 1'b1$

{ }

Concatenation $\{A[5:2], A[7:6], 2'b01\}$

{x}{y}

Replication

$\{3\{A[7:6]\}\}$

$$= 6'b101010$$

<<

shift left logical

$\times 2^x$

>>

shift right logical

$\div 2^x$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division

powers of 2.

eg: $6 (\equiv 4'b0110) \xleftarrow{\ll} 4'b1100 (\equiv 8+4=12)$

$\xrightarrow{\gg} 4'b0011 (\equiv 2+1=3)$

works perfectly only for unsigned numbers

when working with signed numbers,

towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic

works for signed 2's complement

no such problems when shifting towards msB (<<)

assign { b[7:0], b[15:8] } = { a[15:8], a[7:0] };

↳ byte swap

eg: $a = 8'hAB = 16'h00AB$

$b = 16'hAB00$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division

powers of 2.

eg: $6 (\equiv 4'b0110) \xleftarrow{\ll} 4'b1100 (\equiv 8+4=12)$

$\xrightarrow{\gg} 4'b0011 (\equiv 2+1=3)$

works perfectly only for unsigned numbers

when working with signed numbers,

towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic

works for signed 2's complement

no such problems when shifting towards msB (<<)

- Note:

left orith.
<<<)

- For multiplication, FPGAs have DSP48 dedicated to fast math.

However, if there are no free DSPs, used which is large and slow.

- For multiplication of two N bit numbers, result is max 2^N bits number
 - make sure to define your variables and their size explicitly.

Bitwise operators:
 operates on &
 each bit individually

\sim	unverse	Output
$\&$	And	can be
$ $	Or	multi-bit
\wedge	not	
$\sim\sim$	XNOR	

 - if the two operands are of different lengths, the shorter one is padded with its MSB with signed bit
 ↴ so number of gates required: $\max\{\text{len}(A), \text{len}(B)\}$
 - by default everything is unsigned
 - this is how we can tell the tool that we want signed operation:
 $\text{assign out} = (\$signed(a)) < (\$signed(b))$
 or we can store the value in signed way using $\$signed$ and do operation normally,
 logical operators:

$!$	NOT	Output is
$\&\&$	AND	one bit only
$ $	OR	$0, 1 \leftarrow$
$==$	EQUAL	OR TRUE/FALSE
$!=$	NOT EQUAL	
$<, >, \leq, \geq$	COMPARISON	

a	b	$a \& b$	$a \oplus b$	$a \& \& b$	$a \oplus \oplus b$
0	1	0	1	0/F	1/T
000	000	000	000	0/F	0/F
000	001	000	001	0/F	1/T
011	001	001	011	1/T	1/T

operator is 1 \Rightarrow then logical operator output = 1
else: 0 (FALSE) (TRUE)

\Rightarrow Reduction Operators: output is also one bit

& AND	
$\sim \&$ NAND	
OR	notation: <operator><operand>
$\sim $ NOR	eg: $\sim \& A$
\wedge XOR	$= \sum_{i=0}^n \sim \& A[i]$
$\sim \wedge$ XNOR	

\Rightarrow Conditional Operators: condition ? true_val : false_val

2:1 mux \rightarrow sel ? a : b

* PRACTICE:

```
module max (
    input a, b, c,
    output out
)
assign out = (a > b) ?
    ((a > c) ? a : c)
    : ((b > c) ? b : c)
```

Hw: design 4:1 mux using conditional operators
design 1 bit equality comparator using ↑

- 2 basic blocks: always \rightarrow and initial \rightarrow
in behavioural modelling
 - both run in parallel
(will not block the execution of other blocks)

- INITIAL BLOCK
 - starts at #0 and executes only once.
 - we cannot use "always" inside "initial" & vice versa

initial
begin
#5 a = 1'b1 after 5 units
#25 b = 1'b0 after 30 units
#70 \$finish after 100 units

$b = \#50$ $c \& d$

$\#50$ $b = c8d$ } calculated & assigned
at $x = 50$

*calculated at $x = x$
but assigned at $x = x$*

of clock cycles instead of seconds.
Hence, we use flip flops to create delay
on hardware

- ALWAYS BLOCK
 - starts at $t=0$
 - executes statements continuously in a loop
 - statements inside always block are executed

- describes the functionality of the circuit
- used for clock declaration

not Synthesizable on hardware	Synthesizable on hardware	Synthesizable on hardware
X	✓	✓

⇒ ERROR: Multi driver error
Some variable driving two blocks
Synthesis error

eg: always @ (posedge clk)

begin

if (rst-n)

$Q \leftarrow D$;

end

always @ (negedge rst-n)

begin

if (!rst-n)

$Q \leftarrow 1'b0$;

end

- Q is being updated by two blocks simultaneously

Parameters

```
module something(
    parameter foo = 1'b0
)
```


* Digital clock (minute : seconds)
(behavioural modelling)

$0 \rightarrow 59 \downarrow \downarrow 0 \rightarrow 59$

6 bit up counter

always @ \downarrow

HW: modify the digital clk so that the output of CMT block is 16.777 MHz
clock management time \downarrow
24 bit size of the counter



sec_reg: output of sequential ckt (flip flop)

sec_next: output of combinational ckt

hence we cannot

initialise it

eg: we do not initialize output of AND ckt

if we initialise it, the tool might ignore the 2nd always block (the one whose o/p is sec-next)

ff: takes the next value and assigns to the current value

note: we are making the minutes logic and seconds logic in separate always blocks due to parallel processing

• Behavioral modelling for comb. ckt

- (1) multi-driver error
- (2) Incomplete sensitivity list
- (3) Incomplete branch and incomplete o/p assignments

SOLUTIONS (\equiv Guidelines)

① → have separate always block for each identifier

→ do not update multiple identifiers in one ALWAYS block

② designing AND gate wrong. comb. ckt's
always @ (in1, in2) begin
out = in1 & in2; end

Note: we are just explaining our logic through code to the tool. Some tools might give warning but some might not. Hence resulting in incorrect logic.

* Note: leaving out an input trigger might result in a sequential circuit

③ always @ * → intention: combinational circuit
if (a>b)
gt = 1'b1
else if (a=b)
eq = 1'b1

* Problem 1: 2 outputs of one always block
* Problem 2: for each condition, only one variable of the two variables are getting updated and hence the other variable is stored in memory which we don't want because sequential

* Problem 3:
Code not considering what to do in the else case

→ assign values to all variables in each condition
→ deal with all cases in an if else block using else and in a switch block using default

another example: → OR we can initial vars to a value in the start of an always block

case (s)
2'b00 : y = 1'b1; } not considering
2'b10 : y = 1'b0; } case where
2'b11 : y = 1'b1; } s = 2'b01
endcase

Solution:
either define all cases or use default keyword
default: y = 1'b0;

CASE IF - ELSE
All cases are checked Priority based simultaneously

* CASE ↳ full case: all possible outcomes are accounted
↳ parallel case: all stated alternatives are mutually exclusive

eg: case (sel)
2'b11 : out <= a;
2'b10 : out <= b;
2'b01 : out <= c;
default : out <= d;
endcase

full case ✓
parallel case ✓

eg2: case (sel)
2'b1? : out <= a; } parallel x
2'b?1 : out <= b; } because of ambiguity when sel
default: out <= c; }
note: for sel = 2'b11 \Rightarrow out = a is 2'b11
because of higher priority

summary
• If an always block executes and a variable is not assigned
→ variable has to be stored
↳ not combinational ckt
↳ unnecessary complex
↳ might not be synthesizable

• USE BLOCKING ASSIGNMENT FOR COMBINATIONAL CIRCUITS

* BLOCKING / NON-BLOCKING
→ Note: non blocking works only behavioural modelling i.e. always / initial block

① BLOCKING

statements are executed in the order they are specified in a sequential block

does not blocks execution in a parallel block

⇒ RULE

(1) Always @(*): use blocking

(2) Always @ (posedge clk): use non-blocking

eg1) always @ (posedge clk)
begin
reg1 <= #1 in1;
reg2 <= @ (negedge clk) in2 ^ in3;
reg3 <= reg2;

note: the values in1, in2 and in3 are stored at posedge clk

hence reg3 will have the previous value of reg2 and not in1

also, it does not matter if in1 & in2 changed when clk hit neg edge, it will still take the value at initial pos edge to calculate reg2

note: this code isn't synthesizable

eg2) always @ (posedge clk)
a = b;
always @ (posedge clk)
b = a;

note: both always block execute at the same exact time since they are parallel blocks theoretically.

but on the hardware, it could happen that block (1) executes before (2) or vice versa

Conditions: (1) both execute at same time
a = b
b = a

(2) (1) then (2)
a = b
b = a

(3) (2) then (1)
b = a
a = b

eg3) always @ (posedge clk)
begin
q1 = in;
q2 = q1;
out = q2;

note: randomising q1
always @ (posedge clk)
begin
q1 <= in;

↳ 1 clk cycle delay x

always @ (posedge clk)
begin
q1 <= in;
q2 <= q1;
out <= q2;

↳ 3 clk cycles delay ✓

for sequential ckt's use non-blocking assignment only

but for comb. ckt's use blocking assignment only

when doing both sequential & comb.
we do non blocking


• FPGA Architecture

2 LUT outputs: O_5, O_6

overall outputs: $-, -MUX, -Q$
 eg: D, D_{MUX}, D_Q

through multiplexer
 passed through flip flop
 (synchronous)
 and delayed by 1 clock cycle

if we combine 2 6bit LUTs: we get a
 64 locations \leftarrow 7bit LUT
 of 1bit size each \hookrightarrow 128 locations




Combining two 2bit LUTs to get a 3bit LUTs

$$\text{eg: } I = 100 \Rightarrow \text{out} = E \\ I = 001 \Rightarrow \text{out} = F$$


Similarly, our S-series FPGA, can combine all 4 6bit LUTs to get max one 8bit LUT

* 3input LUT



3input comb. ckt means 8 rows & 1 output cal in truth table

so, only 2 comb ckt can be implemented in one 3input LUT



this is 2input LUTs x 2 how many comb ckt of 2 inputs can be implemented?
 because 2input = 4 locations and so, either of the output can be used at once

• LUT 3 architecture

1 comb ckt with 3 inputs ✓

2 comb ckt with 2 inputs (with common inputs) ✓

2 comb ckt with 1 input ✓

* Now what about LUT 6?

inputs	comb. ckt.	constraint
$f_1(A, B, C, D, E)$	6	1
$f_2(A, B, C, D, E)$	5	2
$f_1(A, B, C, D, E, F)$	38 (over less)	2

note: f_1, f_2, f_3 wont work because we only have 2 outputs but they give 3 o/p/s

$f_1(A, B, C)$ \cup $f_2(D, E, F)$ X because we have only 3 inputs (rest 1 is sel)


① MOORE machine

② MEALY machine

* lecture: 12

17/09/24

⇒ SLICE ARCHITECTURE



• LUT


- ↳ combinational ckt
- ↳ memory
- ↳ shift register

① LUT as memory

- only in SLICEM
- Synchronous write operation, WEN must be high
- asynchronous / synchronous read operation
 - ↳ when passed through a FF


* Single Port

common address port for synchronous write and asynchronous read i.e. read and write addresses share the same address bus.




* Dual Port

one port for async write + sync read
one port for async read




* Simple dual port



* 64x2 : quad port

note: we cannot implement 64x2 quad port
∴ not enough LUTs



* Lecture: 13

19/09/24

⇒ LUT as Shift Register (SRL)
(serial in serial out)

```
module SRL(
    input in,
    input clear,
    input clk,
    output QD;
)
    wire QA, QB, QC, QD;

    always @ (posedge clk or posedge clear)
        if(clear)
            QA <= 0;
        else
            QA <= in;

    always @ (posedge clk or posedge clear)
        if(clear)
            QB <= 0;
        else
            QB <= QA;

    always @ (posedge clk or posedge clear)
        if(clear)
            QC <= 0;
        else
            QC <= QB;


    always @ (posedge clk or posedge clear)
        if(clear)
            QD <= 0;
        else
            QD <= QC;
endmodule
```

D-FF(in, QA); } Some as
 D-FF(QA, QB); } above
 D-FF(QB, QC); } if D-FF defined
 D-FF(QC, QD); already

Uses of Shift Registers

① multiplying/dividing by power of 2
* OR / by 2^x

② Delaying output by some clock cycles




OP A, B, C are some operations that take some clk cycles to process input but to hold the functionality of the given circuit, i.e. both pathways reach max at same time, we need 17 clk cycle delay.

to reduce number of FFs needed we use MC31 on the FPGA

* LUT as shift Register

MC31 is delayed version of input by 32 cycles



for 96 bit shift = we need 3 LUTs

now going back to the delay example

so, 1 slice can give 4×17 bit input delay

but we need 64×17 bit input delay

so, 16 slices needed

136 → 16 slices needed (FF) (LUT)

68 → 16 : CLBs needed

in one CLB we have one SLICE M

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 286$ bit mem

128 bit shift register

* 64 bit shift register using LUTs

we use 2 LUTs

2 slice can only implement max 128 bit shift register because each slice has 4 LUTs and each LUT can implement 32 bit shift register

for 96 bit shift = we need 3 LUTs

now going back to the delay example

so, 1 slice can give 4×17 bit input delay

but we need 64×17 bit input delay

so, 16 slices needed

136 → 16 slices needed (FF) (LUT)

68 → 16 : CLBs needed

in one CLB we have one SLICE M

project settings → synthesis

In one CLB, we have

2 slices

8 LUTs

16 FFs

$64 \times 4 \leq 286$ bit mem

128 bit shift register

* Push Button

module counter (

input pb,

output [7:0] out

)

always @ (posedge pb)

begin


out <= out + 1;

end

endmodule


but we get (1) → (5) → (7)

due to push button debounce



solution: if push button is high for 3 consecutive clock cycles, then only do the logic


implementation: pass values initially to 2 FFs and 1 IF-else and check with current value



switch debounce

solution: if push button is high for 3 consecutive clock cycles, then only do the logic

implementation: pass values initially to 2 FFs and 1 IF-else and check with current value



switch debounce

* Lab 6 \Rightarrow AXI Interface 24/09/24

- basics of AXI Interface
- design of floating point arithmetic


$$y = \frac{1}{\ln(x)}$$

- HW: ACCELERATOR: $Z = \sqrt{x} + \frac{1}{\ln(x)} + 1.5$
- compare which is faster: processor vs FPGA

 $(C/C++)$
 $(Verilog)$



 for communication
 between the two \Rightarrow AXI interface

* Advanced Extensible Interface (AXI)



Problem:


- B does not know when transmission should end and parse the data or how much data A should send
 - No feedback mechanism from B \rightarrow A if data received correctly or not
 - A might not have all data ready at each clock rising edge. A should have control to pause transmission.
- > Note: SPI solves all these problems



PROBLEM Now:

- Starting and ending point unknown to B

\Rightarrow we add a "LAST" signal which goes high when the last byte is being sent whenever the last byte of data is being sent, last bit goes high alongside valid since independent of ready (B) signal



* Types of HANDSHAKES

- Valid before Ready

- Ready before Valid

- Valid with Ready

* PROBLEM:

- Valid should not wait until Ready becomes one {stuck in deadlock}

- Once valid is set to high, it cannot be reseted until handshake happens


- DEST can set Ready independent of VALID it is allowed to go back to low after being set to high even before VALID is set to high

> Note: Clock is needed in order to know when transmission is occurring (indicated by the positive edge of the clock)

In today's lab \Rightarrow uni-sided data transfer from A to B

- AXI STREAM

$$y = \frac{1}{\ln(x)}$$



Data

VALID : by log IP

READY : by inverse IP

Last

① LOG IP

② INVERSE IP

③ connect ① & ②

④ connect with testbench

SRC connected with log IP

READY before VALID handshake

when valid is high,

READY is high and

clock has rising edge

when transfer occur?

when valid is high,

READY is high and

clock has rising edge

* Verilog:

latency = 23 \Rightarrow means it takes 23 clock cycles to carry out log function

slave interface: data

input

Valid

input

ready

output

master interface: data

output

Valid

output

ready

input

latency for reciprocal: 30 cycles

total cycle delayed to find output:

53 cycles

our clk cycle = 10ns per

so, total delay: 530ns

• BRAM

in the FPGA, we can store data using:

(1) LUT 64 bits

(2) FF

(3) BRAM 36 kb

for BRAM, we can use BRAM IP directly from vivado's IP catalog

OR we can code our logic for memory with specific conditions for synthesis with BRAM

ultraRAM 288 kb

in one LUT we can store 64 bits of memory

in one slice \Rightarrow 256 bits

in one CLB \Rightarrow 256 bits

in one BRAM \Rightarrow $36 \times 1024 \times 8$ bits

also, in some boards, we have ultra RAM

(can store max 288 kb mem) but ours doesn't have it.

- We had async read & sync write in LUT
- For BRAM, we have fully synchronous operations
- Configurations
 - True dual port
 - Simple dual port
 - Single port


• Each BRAM can be segmented as:

(1) 36kb BRAM : we can access data at any place by providing address

(2) 36kb FIFO : sequentially access only

(3) 18kb BRAM x 2

(4) 18kb FIFO + 18kb BRAM



We can read the same data multiple times anytime

once the data is read, it is pushed out of the memory

needs internal counter to get from where to read / write data

Requires a separate controller alongside memory



* Integrate cascade logic to build larger memories eg.: to get 72kb BRAM

• BRAM Configuration

two ports: A and B

each port can do read / write operation

multi-bit read/write addresses = configurable memory



we need to store this in separate memory (could be FF)

power efficient ✓

data written is passed as opt to DQ

data is available at output first

• WRITE-FIRST perform the write operation and

• READ-FIRST perform write operation but old/prev

DQ (output) holds its previous values

(power saver)

power efficient ✓

⇒ BRAM

- fully syn
- memory acc
- ↗ s/w

by the old

• PIPEL

- | | | |
|---|---|---|
| F | D | x |
|---|---|---|

...


\Rightarrow

clock
rate

increases efficiency /
throughput of existing
resources ✓

 - Output latches will be loaded only when write mode = read-first and write-first not when mode = no-change
 - first data gets loaded into output latch then write operation in **READ-FIRST**

- first will
reads up
in **WRITE**




The diagram illustrates the write operation to a BRAM. On the left, a vertical stack of control signals is shown:

- add A
- data A
- wEN A
- EN A
- CLK A
- add B
- data B
- wEN B
- EN B
- CLK B


These signals feed into a large rectangular block representing BRAM. The block contains two smaller rectangles:

- A rectangle labeled "A" at the top, containing "36 Kb".
- A rectangle labeled "B" at the bottom.

An arrow labeled "Dout A" points from the right side of the main block towards the top rectangle. Another arrow labeled "Dout B" points from the right side towards the bottom rectangle.



- \downarrow 15 bits | :
allows 2 adjacent BRAMs
to cascade hence ADDR is 16 bits
and not 15 bits



- if last read data = ABCD
 new data-in = XEXX
 with mode = READ-first output = ABCD
 but in WRITE-FIRST, output = AFCD

Combination of new
and previous value ↘


→ write enable is only for the data
 and hence $\text{WEN_SIZE} \neq 5$
 assumed that data-in will have
 16-bit width

Dual Port


- Two separate
each BRAM
two individual

locations	size of each (bits)
32K	1
16K	2

② SIMPLE DU



4K	9	+ 0
2K	8	+ 1
1K	16	+ 2




common	RF	RF WF NC	1	O	old	old	new (A)
common	WF	RF WF NC	1	O	New	ambiguous "X" we don't know if it will read before/after op	new (A)
common	NC	RF WF NC	1	O	no change	X	new

WF	RF	O
WF	WF	O
NC	WF	O
WF	NC	O
NC	NC	O
RF	RF	1
WF	WF	1
NC	NC	1
a corruption case		
is are symmetrical		
- when A is in read ,		
the 3 write modes ,		
as above but just		


pendent	RF WF NC	RF WF NC	O	O	old	old	no chg
pendent	RF	RF WF NC	1	O	old	X	new (A)
pendent	WF	RF WF NC	1	O	New	X	new (A)
... lat	NC	RF WF	1	O	no change	X	no...

- | | | | | | | | |
|-----------|----------------|----------------|---|---|---|--------------|------------|
| dependent | WF
NC | RF | O | 1 | X | old | new
(B) |
| ependent | WF
NC | WF | O | 1 | X | new | new
(B) |
| ependent | WF
NC | NC | O | 1 | X | no
change | new
(B) |
| ependent | RF
WF
NC | RF
WF
NC | 1 | 1 | X | X | X |



Fourier Transfer

Processor vs FPGA which will be faster?
 ↳ depends on which algorithm used.



• Objective

- basics of fourier transform
- design floating point FFT for input of size 8 elements

HW1: design f.p. FFT for input of size 32 elements

$$HW2: \text{design } Z = \frac{x}{y} + \sqrt{\frac{2 \ln(t)}{y}}$$

x, y, t : type int

$t > y > x$

from one domain to another

• Fourier Transform

↓
decompose a signal into sinusoidal terms

time domain → freq. domain

in 4G: ft of size 2048

in 5G: ft of size 4096

FS: for periodic signals
 FT: for non-periodic signals

B.Tech kitne duration ka hai?
 = fourier

$$FT(\delta(t)) = 1$$

constant → contains all frequencies

FT: time → freq

$$FT^{-1} = IFT: freq \rightarrow time$$

FT

↳ Continuous

↳ Discrete: Sampled / present at only

Certain time instants

We will work with this since we are using the ADC to get the digital signal

$$\text{Discrete FT} \quad X(k) = \sum_{n=0}^{N-1} x[n] e^{-j k \omega_n} = \sum_{n=0}^{N-1} x[n] e^{-j k \frac{2\pi n}{N}}$$

freq. domain signal

discrete time domain signal

size of F.T. $\Rightarrow N$

4G $\Rightarrow 2048$

5G $\Rightarrow 4096$

Lab $\Rightarrow 8$

Lab KWS $\Rightarrow 32$

if $N=4 \Rightarrow x[n]$ has 4 terms (discrete)
 $0 \rightarrow 3$

F.T. \Rightarrow matrix vector multiplication

no. of multiplications

$n: 0 \rightarrow N-1$

required: N^2

$k: 0 \rightarrow N-1$

16 here

FFT: fast fourier transform

$N \propto$ time to perform operation

no. of multiplications

fast in ARM

required: $N \log_2(N)$

slow in FPGA

e.g. $N=8$

8 point FFT

$\Rightarrow 8 \cdot \log_2(8)$

fast in ARM

$8 \times 3 = 24$

slow in FPGA

$N=32 \Rightarrow 32 \cdot 5$

Lab KWS

$\Rightarrow 160$

32 point FFT

fast in FPGA

slow in ARM

i.e. if n small \Rightarrow ARM

else \Rightarrow FPGA

Approach: same as lab 6

LTE = 4G

long term evolution

$$x[n] \xrightarrow{\text{FFT}} X(k)$$

configuration

N ≡ transform length

We have to send N data

continuously

and similarly receive N

data continuously

$x[n]$: complex number

(64bit)

real (32)

imaginary (32)

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

* Lecture: 16

ARM and FPGA communication?

↳ AXI Protocol

Advanced extensible interface

Zynq = ARM

AXI is native

Some IP provide both

Some modern ones have only AXI

ARM $\xleftarrow{\text{AXI}}$ FPGA

in order to have

efficient communication between multiple blocks of a SoC, we have a standard protocol eg: AXI

AXI is popular because it is the protocol which is used by the famous ARM processors

AXI: very popular and is implemented in almost all IPs

wishbone protocol \rightarrow hardware block famous in the past

• AMBA: advanced microcontroller bus architecture

AMBA

↳ APB: advanced peripheral bus

↳ AHB: advanced high performance bus

↳ AXI: advanced extensible interface

↳ ATB: advanced trace bus

processor accesses memory for - persistent data storing - instruction storing

AHB used for processor \leftrightarrow memory communication because accessing memory is slow

APB used for UART communication

↳ slower than AHB

ATB used by debugger to communicate with processor eg. when breakpoint is hit, it needs to fetch register values etc.

* AXI

↳ memory mapped
↳ stream
↳ lite

memory map

ARM processor treats every other block as memory i.e. communication involves only read and write operation

no need to worry about separate communication logic, say, between USB, UART

start address

end address



- AXI:

- every AXI link has two parts

↳ AXI master

↳ AXI slave

- for a given link, there exists only one master and one slave

- master initializes transaction (r/w)

- slave can only respond to the transaction

- Read: slave \rightarrow master

Write: master \rightarrow slave

- between a master and the interconnect between a slave and the interconnect between a master and a slave

master 1 master 2 master 3

m s m s m s

inter connect

m s m s m s

slave 1 slave 2 slave 3

s s s

slave 4 slave 5

s s

total channels: 5

if we provide 2 read addresses from master: one 1st address is read from until RLAST hits and 2nd is read from until the next RLAST

ARADDR A B

RDATA D(A0) D(A1) D(B0)

RLAST

ARLAST: last signal for read address and control not needed

WRITE TRANSACTION {Burst write}

AW = Write address and control } channels

W = write data } source

B = write response } source

ACLK

AWADDR

AWVALID

AWREADY

WDATA

WLAST

WVALID

WREADY

BRESP

BVALID

BREADY

note: clock is a reference signal and has clean edges

LAST signal is present only in read data & write data

* Lecture 17

17/10/24

last lecture on AXI
next quiz → AXI


• Byte addressable memory ↴

every location is one byte
in size
every byte has a separate
address

e.g.:



one byte
each



2 bytes
each



4 bytes
each

- each of the independent channels → we have a set of information signals

e.g.: AW/AR: address bus

W/R: data bus

B: response bus

- R/W include the LAST signal

- AXI provides simultaneous, bidirectional data transfer

- Both read and write operations can happen simultaneously

BURST TRANSFER: we do not need to send separate address and control data to get each separate byte.
we can send one address and fetch x amount of data from data.

BURSTS can vary from 1-256 data transfers per burst

- EACH BURST transfer size can be 1-128 bytes (must be of form 2^n ofc)

- max data per burst → $256 \times 128 = 32\text{kb}$ (i.e. for one address)

what if i want 16kb : two options
no. of bursts: $256 \rightarrow 128$
or each burst size = $128 \rightarrow 64$

how about 1byte of data?
no. and each size = 1

4 bytes? → 1×4 or 4×1

3 bytes? → burst size = 3
transfer size = 1

258 bytes? → 128×2

259 bytes? → need NULL transfer

Byte lane strobe signal

for every 8 bits of data, indication which bytes of data are valid.

BLSS size = burst transfer size

so, we have e.g. 8bits BLSS for 8bytes of data

now for 259 bytes data transfer →

130 data transfers per burst
2 burst transfer size
with BLSS = 01 for last transfer

for 9 bytes data transfer and with fixed 4 data transfers/burst

→ 4 burst transfer size with BLSS:

1111
1111
1000 zeros mean
0000 data null

2 not needed

AXI: Read

ACLK

ARID[3:0] identifier for when we have multiple slaves/masters in interconnect

ARADDR size of each transfer (1-128)

ARVALID

ARREADY

WSTRB[3:0]

eg: F = 111

all 3 bytes are valid

are valid

000 1
001 2
010 4
011 8
100 16
101 32
110 64
111 128

INCREMENT MODE

as we send data → it is written at the data **NEXT** to the current one

A0

Ax

Ay

Az

↓

we send Ax as the AWADDR

A0

Ax

Ay

Az

↓

the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax

Ay

Az

↓

then the initial data ABCD is overwritten

A0

Ax

Ay

Az

↓

and EFGH is written since we have limited memory

A0

Ax


Ay

* Lab 7 HW-2

objective : $Z = \frac{x}{y} + \sqrt{\frac{2 \cdot \ln t}{y}}$

inputs : x, y, t

output : Z




• LECTURE : 18

AXI INTERCONNECT

- ↳ capable of width conversion
- ↳ multiple number of masters & slaves
- ↳ capable of conversion between different AXI standards (AXI3 \Rightarrow AXI4)

↳ Clock domain transformations \Rightarrow since processor has higher clock frequency than FPGA



Can AXI master 2 communicate with AXI slave 3?

No, because only master can initiate communication but interconnect 1 \Rightarrow 2 is connected Slave \rightarrow Master

Strobe signal is not that useful in case of read transaction because the data would be of sufficient length OR amount when returned from slave

\rightarrow higher clock freq preferred for better performance but needs more power

\rightarrow what if we connect one block which operates at 2Hz clock and other operating at 1Hz clock

the 2Hz block is producing 2 samples per second whereas the other is producing one/s so, 2Hz block is loosing data.

So, we need a buffer to capture the lost data

Hence we use AXI interface between the two blocks and

the interconnect needs to have common clock which can be

calculated so that there is no data loss btw the two blocks.

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓