


ECE 270 : Embedded Logic Design \Rightarrow Co + DC



Resource for Quiz: hobbits.0x3.net/wiky/Main_Page
Lab videos : youtube

Programming: 1st half \rightarrow Verilog
2nd half \rightarrow Embedded C

Theory: FPGA and SoC

Virado 2019.1 (including SDK)
arch user repository

* GRADES:	mid sem	30 %.
	end sem	30 %.
	Surprise quiz	28 %.
	lab hw	15 %.


LECTURE: 1

* Which is faster : Analog vs digital ?

\Rightarrow Depends on the use case

* No product is purely digital/analog ?

\Rightarrow Analog is present in nature however digital can be processed easily and has more use cases.



HDL \rightarrow Hardware Description language
 \hookrightarrow eg \Rightarrow Verilog


LECTURE : 2

* **combinational circuit**: The output depends upon the present input (same clock cycle)


* **sequential circuit**: Output depends upon the current input and the current state of the circuit
what we get → output + next state
because we go from one state to another

⇒ Note: combinational circuits use clock as its input as well.

* **D flip flop**: Input is stored at falling (edge triggered) or rising edge of the clock




* **Sequential circuit using combinational ckt**




* **FSM (finite state machine)**

⇒ Up Counter




Note: if curr state = S_n , the output is n

2 bits required to store in mem



* **Another example**



relation b/w present state & next state $\Rightarrow NS = PS + 1$



e.g. if $PS = S_0$ (00) \Rightarrow output is 3 (11)
i.e. $NOT(0), NOT(0) \Rightarrow (11)$

{ Here we should use 2 not gates for the 2 bits }

so, we are storing current state + processing inputs (using comb. ckt)

* **Example : 3**

counter : $2 \rightarrow 4 \rightarrow 6$



$S_0 = 00$
 $S_1 = 01$
 $S_2 = 10$

$S_0 = 00$
 $S_1 = 01$
 $S_2 = 10$

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

we are storing $S_0/S_1/S_2$ {state}

we are not storing $2/4/6$ {output}

- **ASIC design flow:** routed design is used to generate photomask for producing integrated circuits
 Application specific integrated chip

FPGA

The application can be configured and changed even after fabrication.

VHDL code can be converted to .bit and downloaded directly to FPGA

ASIC

fabricate the chip for one specific application we have to send our VHDL code to the fabrication organization

90% devices are ASIC as of this moment

• APPLICATION SPECIFIC IC \Rightarrow ASIC

- # High non-recurring engineering cost (NRE) {the cost required for fabrication of the FIRST product} one time cost to research, design, develop and test a new product
- # High cost for engineering change orders hence testing is critical
- # Lowest price for high volume production
- # fastest clock performance (high performance) because ASIC is intended for specific application
- # Unlimited size and low power consumption
- # Design and test tools are expensive
- # expensive IPs
- # steep learning curve

* MICRO-CONTROLLERS

simple computer placed inside a single chip with all the necessary components like memory, timers etc., embedded inside and performs a specific task

sequential execution
commands: one by one
one task at a time

cannot carry out parallel operation

A microcontroller designed \equiv GPU for parallel operations

- # consumes less power than FPGA and suitable for edge cases

* MICRO-PROCESSORS

ICs that come with a computer or CPU inside and are equipped with processing power.

- # No peripherals like ROM, memory

CPU GPU ASIC

flexibility efficiency

Solution for the near future \equiv ARM + FPGA + GPU

microcontroller : time limited

FPGA : space limited

* LAB : 1 Design of Full Adder

20/08/29



In Hardware, execution occurs parallelly whereas in software, we write programs that run sequentially

Two major HDLs: Verilog & VHDL

more popular
syntax close to C

easy to master
more prominent in Indian VLSI industry

1983 : introduced by Gateway Design System

Inverted as a SIMULATION language. SYNTHESIS was an afterthought.

1987 : Verilog

Synthesizable by Synopsys

1989 : Gateway DESIGN SYSTEM acquired by Cadence

Latest verilog version

= system Verilog

↳ much simpler than initial versions

1981 - 1983 : US Dept of defence developed VHDL (VHSIC HDL)

very high speed integrated circuit hardware description language

open source unlike Verilog (closed src)

Afraid of losing market share Cadence made Verilog open sourced (1990)

1995 : became IEEE standard 1364

Hardware : parallel processing
Software : sequential processing

In Verilog, all lines execute parallelly unlike languages like C, C++, etc.

Verilog looks like C but describes hardware

Understand the circuit and specifications then figure out the code

* VERILOG

- Verilog HDL is case sensitive
- all keywords are in lower case
- statements terminated by semi-colon ;
- Two data types : Net (wire) → default datatype
variable (Reg, Integer, real, time, realtime)
- Primitive Logic Gates and Switch-Level gates are built in

* EXAMPLES



in1	in2	out
0	0	0
0	1	0

// module_name <ports>

module AND (out, in1, in2);

 input in1, in2;

 output wire out;

 // in1 and in2 are also


 // wire datatype since

 // it is default type

 assign out = in1 & in2;

 // data flow - continuous assignment

endmodule



x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

module full_adder_1bit (
 input FA1_InA,
 input FA1_InB,
 input FA1_InC,
 output FA1_OutSum,
 output FA1_OutC,
);

 assign FA1_OutSum = FA1_InA ^ FA1_InB ^ FA1_InC;
 assign FA1_OutC = (FA1_InA ^ FA1_InB) & (FA1_InA & FA1_InB);

endmodule


* LAB: ELD

27/08/24 8:30AM

- For counter to increment every second, Design 8 bit up counter ($0 \rightarrow 255$) using behavioural modelling
- Design 1Hz clock from input 100MHz clock using clock divider
- Lab HW: Design up/down counter with maximum count of 85
- Write a verilog code where output is delayed version of input by 1 clk cycle

Ans) just make a D flip flop

Note: if we want 3 cycle delay, we pass the input through 3 D flip flops



```
module delay_2(Din, CLK, out);
    input Din, CLK;
    output reg* out;

```

```
D_FF F1(Din, CLK, Q);
D_FF F2(Q, CLK, out);
endmodule
```


*Note: Q and out are reg inside each D-FF block but will be wire in this module because both are inputs from perspective of our module. Look up previous lecture for the same.

$\boxed{\text{delay 2}} \longrightarrow \text{out}$

$\downarrow \text{reg} \quad \downarrow \text{reg}$

$\boxed{F1} \quad \boxed{F2}$

- 8 bit up counter
 - (1) block diagram
 - (2) define all signals
 - (3) write code



number of flip flops = 8

because number of states = 256

Note: in the flip flop, we just store the state of the circuit

$$NS = PS + 1$$

```
module counter(
    input CLK, reset,
    output [7:0] count
);
```

```
    reg [7:0] NS, PS;
```

```
// flip flop
```

```
always @ (posedge CLK)
```

```
begin
```

```
    if (reset)
```

```
        PS <= 8'b00000000
```

```
    // same as PS <= 8'd0
```

```
    else
```

```
        PS <= NS
```

```
    end
```

```
// finally, assigning the output
```

```
assign count = PS; // if we take count as wire
```

or *: some functionality

```
always @ (PS)
```

// if we take count as reg

```
begin
```

```
    count = PS;
```

```
end
```

```
endmodule
```

- Note: we need to define NS and PS here because they should be 8bit each but by default size = 1bit

Synchronous active high reset \Rightarrow D flip flop

or *: some functionality

```
always @ (PS)
```

// if we take count as reg

```
begin
```

```
    count = PS;
```

```
end
```

The test bench verilog file will be higher as compared to src file in context of hierarchy.

or *: some functionality


* LECTURE : 6 (Architecture)

27/08/24


3 - 4:30pm

- Programmable Logic Device (PLD)
 - Devices whose...
Internal Architecture is predefined by manufacturer but are created in a way so that they can be configured in the field to perform variety of functions
- Programmability at the software level
eg: Arduino / RPI Pico
But you cannot change the instruction set architecture of the CPU

* Fusible Link Technology



* PROM : programmable read-only memory (1970)



- blow the fuses as per your logic
 - one-time programmable
 - Single PROM instead of multiple chips
 - smaller
 - lighter
 - cheaper
 - less prone to errors (fewer solder joints)
 - easy to identify errors / correct errors
 - Designed for use as memories to store computer programs and constant data values
 - Also useful for implementation for simple logic function such as LUT & state machines
- Very high amount of fuses required for complex CKTs
programmable once only
need to switch fuse once blown

* EPROM : Erasable PROM (1971: by intel)

- can be erased (UV rays)
- multiple time programmable
- smaller in size than fusible linked devices
- bring the IC back, takes minutes to erase by putting in UV container and then put it back
- whole thing is erased all together
- Cannot erase sections of the device.
- expensive
- erasing process becomes complex as density of transistors increases

* EEPROM : Electrically EPROM

* PLA : Programmable Logic Arrays (1975)

- High delay
- Makes the left side of PROM programmable as well
- Did not get adopted because people were more comfortable with SOF form

* Programmable Logic Device

→ SPLD : Simple

→ CPLD : complex

- Complex PLDs (CPLD)

1984

→ Need for bigger (functionally), smaller (size), faster and cheaper technology

→ MegaPAL : interconnection of 4 PAL

high power consumption

Programmable Array Logic

→ 1984: Altera introduced CPLD using CMOS (high density, low power) and EPROM / EEPROM (programmability)

E²PROM

= multiple SPLDs

→ Added multiplexers to each SPLD so that only the necessary stuff is processed

= to combat higher power consumption

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

• LUT as memory & LUT as ALU

↳ lookup table

→ Operations on memory: read or write

we provide the address of the


memory → 9 bytes

here

you provide the data and the

1 byte ← address

9 bytes ←



* FPGA

CLB: configuration logic block

BRAM: block RAM (used to store large amt of data)

input/output block

CMT: clock management tile

FIFO logic

BUFG: Global buffer


DSP: digital signal processing

BUFIO and BUFR: Input/output & Regional buffer

MGT: multi-gigabit transceiver

- we use one oscillator for generating one clock
- we use CMT block for clocks other than the one generated by oscillator

* Configurable Logic Block [CLB]



Our flip flop now ↗

Slices	LUT	Flip Flops	Arithmetic & carry chains
2	8	16	2

(4 LUT/slice) (8 FF/slice)
= 6 input LUT


total: 64 bit of data stored in LUTs
8 bits stored in each LUT (6 bits input to LUT)

= 512 bit of data in one CLB X see below

• CLB : SLICES

① SLICEM: Full slice } read and write only
↳ combinational circuit

- LUT can be used for logic and memory/ SRL (shift register)



② SLICEL: logic and arithmetic only } read only

- LUT can only be used for logic (not memory/ SRL)



• Memory vs Vector

• Vector and mem declarations are not same

• in a vector, all bits can be assigned a value in one statement

• in memory, assigned separately.

reg [7:0] vect = 8'b 10100011

reg array [7:0]; // 8 locations of 1 bit

array [7] = ...;

array [6] = ...;

⋮

array [0] = ...;

