


ECE 270 : Embedded Logic Design \Rightarrow Co + DC



Resource for Quiz: hobbits.0x3.net/wiky/Main_Page
Lab videos : youtube

Programming: 1st half \rightarrow Verilog
2nd half \rightarrow Embedded C

Theory: FPGA and SoC

Virado 2019.1 (including SDK)
arch user repository

* GRADES:	mid sem	30 %.
	end sem	30 %.
	Surprise quiz	28 %.
	lab hw	15 %.


LECTURE: 1

* Which is faster : Analog vs digital ?

\Rightarrow Depends on the use case

* No product is purely digital/analog ?

\Rightarrow Analog is present in nature however digital can be processed easily and has more use cases.



HDL \rightarrow Hardware Description language
 \hookrightarrow eg \Rightarrow Verilog


LECTURE : 2

* **combinational circuit**: The output depends upon the present input (same clock cycle)


* **sequential circuit**: Output depends upon the current input and the current state of the circuit
what we get → output + next state
because we go from one state to another

⇒ Note: combinational circuits use clock as its input as well.

* **D flip flop**: input is stored at falling (edge triggered) or rising edge of the clock




* **Sequential circuit using combinational ckt**




* **FSM (finite state machine)**

⇒ Up Counter




Note: if curr state = S_n , the output is n


2 bits required to store in mem



* **Another example**



relation b/w present state & next state $\Rightarrow NS = PS + 1$



e.g. if $PS = S_0^{(00)}$ \Rightarrow output is $S_1^{(1)}$

{ Here we should use 2 not gates for the 2 bits }

i.e. $NOT(0), NOT(0) \Rightarrow (11)$

so, we are storing current state + processing inputs (using comb ckt)

* **Example : 3**

counter : $2 \rightarrow 4 \rightarrow 6$

input

VHDL description

use either MUX or K-map to find suitable ckt

output

current result

(gate level circuit representation)

hardware representation

(instead of normal K-map)

maps the logic defined on VHDL file into FPGA elements

outputs of logic

comparator

same circuit & FPG circuit

location of diff components in the circuit with its placement requirement

(e.g. component temp)

since we represent states using 2 bits, we need 2 flip flops

on soft bench test bench

done using test benches / waveforms

doesn't guarantee functional correctness

the code will work on the hardware

we can use the same test bench for all components

depends on how the components are connected with each other

the delay in the circuit is also calculated at this step

we use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use the same test bench for all components

we can use

- **ASIC design flow:** routed design is used to generate photomask for producing integrated circuits
 Application specific integrated chip

FPGA

The application can be configured and changed even after fabrication.

VHDL code can be converted to .bit and downloaded directly to FPGA

ASIC

fabricate the chip for one specific application we have to send our VHDL code to the fabrication organization

90% devices are ASIC as of this moment

• APPLICATION SPECIFIC IC \Rightarrow ASIC

- # High non-recurring engineering cost (NRE) {the cost required for fabrication of the FIRST product} one time cost to research, design, develop and test a new product
- # High cost for engineering change orders hence testing is critical
- # Lowest price for high volume production
- # fastest clock performance (high performance) because ASIC is intended for specific application
- # Unlimited size and low power consumption
- # Design and test tools are expensive
- # expensive IPs
- # steep learning curve

• Field Programmable Gates Array: FPGA

- # lowest cost for low to medium volume
- # non recurring engineering
- # No NRE cost and fastest time to market
- # Field reconfigurable and partial reconfigurable = upgradable
- # Slower performance than ASIC
- # Limited size and steep learning curve
- # Digital only
- # Industry often use FPGAs to prototype their chips before creating them (FPGA $\xrightarrow{\text{then}}$ ASIC)

* MICRO-CONTROLLERS

simple computer placed inside a single chip with all the necessary components like memory, timers etc., embedded inside and performs a specific task

sequential execution
commands: one by one
one task at a time

cannot carry out parallel operation

A microcontroller designed \equiv GPU

for parallel operations

- # consumes less power than FPGA and suitable for edge cases

* MICRO-PROCESSORS

ICs that come with a computer or CPU inside and are equipped with processing power.

- # No peripherals like Rom, memory

Solution for

the near

future

= ARM + FPGA + GPU


microcontroller : time limited

FPGA

: space limited

* LAB : 1 Design of Full Adder

20/08/29



In Hardware, execution occurs parallelly whereas in software, we write programs that run sequentially

Two major HDLs: Verilog & VHDL

more popular
syntax close to C

easy to master

more prominent
in Indian VLSI industry

1983 : introduced by Gateway Design System

Inverted as a SIMULATION language. SYNTHESIS was an afterthought.

1987 : Verilog

Synthesizable by Synopsys

1989 : Gateway DESIGN SYSTEM acquired by Cadence

Latest verilog version = system Verilog

↳ much simpler than initial versions

1981 - 1983 : US Dept of defence developed VHDL (VHSIC HDL)

very high speed integrated circuit hardware description language

open source
unlike Verilog
(closed src)

Afraid of losing market share
Cadence made Verilog open sourced (1990)

1995 : became IEEE standard 1364

Hardware : parallel processing
Software : sequential processing

In Verilog, all lines execute parallelly unlike languages like C, C++, etc.

Verilog looks like C but describes hardware

Understand the circuit and specifications then figure out the code

* VERILOG

- Verilog HDL is case sensitive
- all keywords are in lower case
- statements terminated by semi-colon ;
- Two data types : Net (wire) → default datatype
variable (Reg, Integer, real, time, realtime)
- Primitive Logic Gates and Switch-Level gates are built in

* EXAMPLES



in1	in2	out
0	0	0
0	1	0

// module_name <ports>

module AND (out, in1, in2);

 input in1, in2;

 output wire out;

 // in1 and in2 are also


 // wire datatype since

 // it is default type

 assign out = in1 & in2;

 // data flow - continuous assignment

endmodule




x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

module full-adder_1bit (
 input FA1_InA,
 input FA1_InB,
 input FA1_InC,
 output FA1_OutSum,
 output FA1_OutC,
);

$$\text{assign FA1_OutSum} = \text{FA1_InA} \wedge \text{FA1_InB} \wedge \text{FA1_InC};$$

$$\text{assign FA1_OutC} = (\text{FA1_InA} \wedge \text{FA1_InB}) \vee (\text{FA1_InA} \wedge \text{FA1_InC}) \vee (\text{FA1_InB} \wedge \text{FA1_InC});$$

endmodule




Ci	X1	X2	Ci+1	Si
0	0	0	0	0
0	1	0	0	0
1	0	0	1	0
1	1	0	1	1
1	0	1	1	0
1	1	1	1	1

module full-adder_1bit (
 input FA1_InA,
 input FA1_InB,
 input FA1_InC,
 output FA1_OutSum,
 output FA1_OutC,
);

$$\text{assign FA1_OutSum} = \text{FA1_InA} \wedge \text{FA1_InB} \wedge \text{FA1_InC};$$

$$\text{assign FA1_OutC} = (\text{FA1_InA} \wedge \text{FA1_InB}) \vee (\text{FA1_InA} \wedge \text{FA1_InC}) \vee (\text{FA1_InB} \wedge \text{FA1_InC});$$

endmodule



InA	InB	InC	Cin	Outsum	Overflow flag
0	0	0	0	0	0
0	1	0	0	1	0
1	0	0	0	1	0
1	1	0	0	0	1
1	0	1	0	1	0
1	1	1	0	1	1
1	0	0	1	0	1
0	1	1	1	1	0

* Lecture: 5

8:1 multiplexer

module mux1

input a,b,c,d,e,f,g,h,

input [2:0] sel,

output reg out

);

always @(*) begin

if (sel == 3'b000)

out = a;

else if ...

...

end

endmodule

⇒ Note: These both are same

```
module foo(in1,in2,out);
    input in1,in2;
    output out;
endmodule
```


module bar(

input in1,in2;

output out;

endmodule

* Flip flops:



- Reset : setting value to zero

- Presest: setting value to one

- Active high reset/clear / preset
 - ↳ operation happens when input signal is active high

- Active low reset/clear / preset
 - ↳ operation happens when input signal is active low

- Synchronous: operation will happen at the edge of the clock


- Asynchronous: operation can happen at any time (irrespective of the clock)

⇒ Flip flops are used to

- Store something in memory

- pass a digital signal synchronously

to make reset synchronous



* Verilog code for D flip flop

```
module D_FF(clk,nrst,d,q);
    input clk,nrst,d;
    output reg q;
endmodule
```

```
always @ (posedge clk or negedge nrst)
begin
```

```
    if (!nrst)
```

```
        q <= 0;
```

```
    else
```

```
        q <= d;
```

```
    end
```

endmodule

* NOTE: <= means blocking or non-blocking
we cannot assign inside always block
because assign uses data flow level approach

- Designing combinational ck + - use always@(*)

- Designing Flip Flops - use always@(posedge clk)

* Parallel-In, Parallel-Out REGISTER

\downarrow
memory in the hardware, not the datatype here

- Note: is reg datatype linked to a register in memory in the hardware?

Not necessarily

e.g.: not in Mux code

but yes in register code and flip flop code

* MODULE PORTS : provide interface for the module

≡ interface to communicate with its environment

input output inout

wire

• Declaration: <Port direction><width><port_name>;

• Port direction can be input/output/inout

- An Input Port driven by external entity

- An Output Port driven by internal entity

- An Inout Port driven by both internal and external entities.

* Module Interconnections

⇒ Named Association

F49 fa_byname (.cout(COUT), .sum(SUM),

.b(B), .a(A).cin(Cin));

⇒ Order Association

F49 fa_byorder (SUM, COUT, A,B,Cin);

* Coding a 4:1 mux using 3x 2:1 mux

* Design a 2:1 mux using data flow approach

module mux(a,b,sel,out);

input a,b,sel;

output out;

assign out = a & sel | b & ~sel;

endmodule.

* VEROLOG: Number Representation

- Verilog allows integer numbers to be specified as:

Sized (dynamic size)

Unsized (always 32 bits)

- In a radix of binary, hexa, octa, decimal (default)

Syntax:

549 ≡ 32'd549

'h8FF ≡ 32'h8FF

'O765 ≡ 32'o765

4'b11 ≡ 4'b11

8d9 × → 8'h9 ✓

1 ≡ 32'd.....0000

12'hX ≡ 12-bit unknown number

* Negative Number

- [number]

Signed

default : positive number unsigned

in hardware: 2' complement

e.g.: -4'b11


* LAB: ELD

27/08/24 8:30AM

- For counter to increment every second, Design 8 bit up counter ($0 \rightarrow 255$) using behavioural modelling
- Design 1Hz clock from input 100MHz clock using clock divider
- Lab HW: Design up/down counter with maximum count of 85
- Write a verilog code where output is delayed version of input by 1 clk cycle

Ans) just make a D flip flop

Note: if we want 3 cycle delay, we pass the input through 3 D flip flops




```
module delay_2(Din, CLK, out);
    input Din, CLK;
    output reg* out;


```

```
D_FF F1(Din, CLK, Q);
D_FF F2(Q, CLK, out);
endmodule
```

*Note: Q and out are reg inside each D-FF block but will be wire in this module because both are inputs from perspective of our module. Look up previous lecture for the same.



- 8 bit up counter
 - (1) block diagram
 - (2) define all signals
 - (3) write code



number of flip flops = 8

because number of states = 256

Note: in the flip flop, we just store the state of the circuit

$$NS = PS + 1$$

```
module counter(
    input CLK, reset,
    output [7:0] count
);

```

```
// flip flop
always @ (posedge CLK)
```

```
begin
    if (reset)
        PS <= 8'b00000000
```

```
// same as PS <= 8'd0
```

```
else
    PS <= NS
```

```
end
```

```
// finally, assigning the output
```

```
assign count = PS; // if we take count as wire
```

or *: some functionality

```
always @ (PS) // if we take count as reg
```

```
begin
    count = PS;
```

```
end
```

```
endmodule
```

- Note: we need to define NS and PS here because they should be 8bit each but by default size = 1bit

Synchronous
active high reset } \Rightarrow D flip flop

- Testbench:

The test bench verilog file will be higher as compared to src file in context of hierarchy.


* LECTURE : 6 (Architecture)

27/08/24


3 - 4:30pm

- Programmable Logic Device (PLD)
 - Devices whose...
Internal Architecture is predefined by manufacturer but are created in a way so that they can be configured in the field to perform variety of functions
- Programmability at the software level
eg: Arduino / RPI Pico
But you cannot change the instruction set architecture of the CPU

* Fusible Link Technology



* PROM: programmable read-only memory (1970)



- blow the fuses as per your logic
 - one-time programmable
 - Single PROM instead of multiple chips
 - smaller
 - lighter
 - cheaper
 - less prone to errors (fewer solder joints)
 - easy to identify errors / correct errors
 - Designed for use as memories to store computer programs and constant data values
 - Also useful for implementation for simple logic function such as LUT & state machines
- Very high amount of fuses required for complex CKTs
programmable once only
need to switch fuse once blown

* EPROM: Erasable PROM (1971: by intel)

- can be erased (UV rays)
- multiple time programmable
- smaller in size than fusible linked devices
- bring the IC back, takes minutes to erase by putting in UV container and then put it back
- whole thing is erased all together
- Cannot erase sections of the device.
- expensive
- erasing process becomes complex as density of transistors increases

* EEPROM: Electrically EPROM

* PLA: Programmable Logic Arrays (1975)

- High delay
- Makes the left side of PROM programmable as well
- Did not get adopted because people were more comfortable with SOF form

* Programmable Logic Device

→ SPLD : Simple
CPLD : complex

- Complex PLDs (CPLD)

1984

→ Need for bigger (functionally), smaller (size), faster and cheaper technology

→ MegaPAL: interconnection of 4 PAL
high power consumption

Programmable Array Logic

→ 1984: Altera introduced CPLD using CMOS (high density, low power) and EPROM / EEPROM (programmability)

= multiple SPLDs

→ Added multiplexers to each SPLD so that only the necessary stuff is processed

= to combat higher power consumption

ALTERA

Programmable interconnect matrix

input / output pins

SPLD like blocks

(communicate)

Signals from a logic block can travel through adjacent blocks only

LUT look up table

SRAM cells

000
001
010
011
100
101
110
111

Programmable LUT

so that data is erased as soon as power is cut

SRAM

EEPROM X SRAM Y

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

SRAM cells

000
001
010
011
100
101
110
111

Programmable logic blocks

(EEPROM X SRAM Y)

so that data is erased as soon as power is cut

Programmable LUT

• LUT as memory & LUT as ALU

↳ lookup table

→ Operations on memory: read or write

we provide the address of the


memory → 9 bytes

here

you provide the data and the

1 byte ← address

9 bytes ←



* FPGA

CLB: configuration logic block

BRAM: block RAM (used to store large amt of data)

input/output block

CMT: clock management tile

FIFO logic

BUFG: Global buffer


DSP: digital signal processing

BUFIO and BUFR: Input/output & Regional buffer

MGT: multi-gigabit transceiver

- we use one oscillator for generating one clock
- we use CMT block for clocks other than the one generated by oscillator

* Configurable Logic Block [CLB]



Our flip flop now ↗

Slices	LUT	Flip Flops	Arithmetic & carry chains
2	8	16	2

(4 LUT/slice) (8 FF/slice)
= 6 input LUT


total: 64 bit of data stored in LUTs
8 bits stored in each LUT (6 bits input to LUT)

= 512 bit of data in one CLB X see below

• CLB : SLICES

① SLICEM: Full slice } read and write only
↳ combinational circuit

- LUT can be used for logic and memory/ SRL (shift register)



② SLICEL: logic and arithmetic only } read only

- LUT can only be used for logic (not memory/ SRL)



• We store large amount of data in BRAM

→ in own FPGA (7-series), there are only 25% SLICEM and 75% SLICEL

CLB_LL CLB_LM

So, we can store either 0 or 128 bits in one CLB depending on its type ↗

4 LUTs/slice and each LUT contains 64 bits but in CLB_LM half mem is taken by slice L

P/B/C/D ↗ is asynchronous ↘ is synchronous as it passes through FF

6 input LUT + 6 input LUT ↗ 64+64=128 bit input ↗

7 input LUT ↗

FPGA → CLB → 2x slices → 4x LUT + MUX + carry chain

↓ ↓

slice L ↗

LUT used for logic

and arithmetic

slice M ↗

LUT used for logic

and memory

+ 4 flip flops or latches

+ 4 additional flip flops

* Verilog: Vector and memory

• Only net or reg datatypes can be declared as vectors (multiple bit width)

• Specifying vectors for integer, real, realtime and time datatype is not allowed

• default: 1bit (scalar)

eg: wire [7:0] a-byte ; reg [31:0] a-word;

reg [11:0] counter;

reg a;

reg [2:0] b;

a = counter[7]; index 7

b = counter[4:2]; 4, 3, 2

eg: wire [-3:0]; 4 bits sign

• memory

reg [3:0] mem [255:0], red;

↙ ↗ 4-bit vector

256 locations { 255 : 0 } ↗ each size: 4bits

with each 4bits

• Memory vs vector

• Vector and mem declarations are not same

• In a vector, all bits can be assigned a value in one statement

• In memory, assigned separately.

reg [7:0] vect = 8'b 10100011

reg array [7:0]; // 8 locations of 1bit

array [7] = ...;

array [6] = ...;

:

array [0] = ...;



* LAB:3 (Running on hardware)

03/09/24


⇒ Let's say our program is an 8-bit upcounter
the program will run on the hardware
but how will you observe the output?

- ① One way could be using LEDs (8 of them for 8 bits) to represent the output physically on the board.
- ② Also, we need an additional circuit to convert 100MHz → 1Hz from oscillator ↴
- ③ Also, how will you implement reset signal?
How about a physical button connected to the board.

Let's take example of 3 bit up counter



here, duty cycle is 50%




We need to find χ such that $\chi > 4 \text{MHz}$ and number of bits of freq. divider

$$\text{here } \frac{\chi}{2^3} = 1 \Rightarrow \chi = 8388608 \text{ Hz} = 8.388 \text{ MHz}$$

(= clock division)
and hence the frequency divider / counter
is 23 bits

to get 2Hz as output from above,

We can change no. of bit of counter to 22 ✓



We need 4 codes

→ CMT

→ freq division

→ Counter

→ Top code to converge them all ↴

Notes:

- ① How to get CMT on Vivado?

IP Catalog → Clocking wizard → Clocking → output options
clocks (clk-100m) $\equiv 100\text{MHz}$
 $\equiv 8.388\text{MHz}$

note: the "locked" signal is high when the output signal reaches the intended frequency

after generating clock-wizard,
we need to instantiate it

to instantiate clocking-wizard:

SOURCES

↓
IP SOURCES

↓
clk-wiz-0

↓
Instantiation Template

↳ clk-wiz-0.v

copy verilog code
from here to top-count.v

⇒ How to run code on hardware now?

After instantiating all 3 modules
in top-count ⇒

focus only on the i/p & o/p of
whole block

reset

100MHz

Count[7:0]

clk(100MHz)

reset

Count[7:0]

clk(100MHz)

* Lecture : 8

03/09/21

To get stats about the project go to project summary tab on Vivado

⇒ vector & memory

`reg [7:0] my-reg [0:31];`


↳ memory with 32 positions of 8 bit size each

`integer matrix[4:0][0:31];`

↳ 2 dimensional memory

`wire [1:0] regL [0:3];
wire [1:0] reg2 [3:0];`

`array2 [100][7][31:24];`



↳ 4th byte from 101st column and 8th row

`reg [31:0] Data-RAM [0:255]`

read 2nd byte from Address 11
(index)

`Data-RAM[11][15:8]`

2nd and 3rd byte from address 77

`Data-RAM[77][23:8]`

`print f : C :: $display : Verilog`

* Vector indexing

`reg [63:0] word;`

`reg [3:0] byte_num;`

`reg [7:0] byteN;`

`byteN = word [byte_num * 8 + : 8]`

$$= 4 \times 8 + : 8$$

= 32 + : 8 (forward direction)

$$= [39:32]$$

$$\text{word}[7+16] = [22:7]$$

$$a[31-:8] = a[31:24]$$

8 bits of data

from index 31

in backwards

direction

`for(i=0; i<5; i=i+1)`

`$display ("%s", str[i*8:8]);`

⇒ edcba

* Verilog : Register vs Integer

- Reg is by default 1 bit wide data type. If more bits are required, we use range declaration.

- Integer is a 32 bit wide datatype.

- Integer cannot change its width. It is fixed.

- Not much utility as compared to Reg / Net

- Typically used for constants or loop variables

- Vivado automatically trims unused bits of Integers.

eg: Integer i = 255;

→ then i = 8 bits

* OPERATORS

{
↳ Unary
↳ Binary
↳ Ternary } based on the number of operands

`a = ~b;`

`a = a && b;`

`a = b ? c : d;`

* BUS OPERATORS

[] Bit/Port Select $A[0] = 1'b1$

{ } Concatenation $\{A[5:2], A[7:6], 2'b01\}$

{x}{y} Replication $\{3\{A[7:6]\}\}$

= 6'b101010

<< shift left logical $\times 2^x$

>> shift right logical $\div 2^x$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division powers of 2.

eg: $6(=4'b0110) \xleftarrow{\ll} 4'b1100 (=8+4=12)$

$\xrightarrow{\gg} 4'b0011 (=2+1=3)$

works perfectly only for unsigned numbers

when working with signed numbers, towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic

works for signed 2's complement

no such problems when shifting towards msb (<<)

assign { b[7:0], b[15:8] } = { a[15:8], a[7:0] }

↳ byte swap

eg: $a = 8'hAB = 16'h00AB$

$b = 16'hAB00$

* OPERATORS

{ } Bit/Port Select $A[0] = 1'b1$

{ } Concatenation $\{A[5:2], A[7:6], 2'b01\}$

{x}{y} Replication $\{3\{A[7:6]\}\}$

= 6'b101010

<< shift left logical $\times 2^x$

>> shift right logical $\div 2^x$

shifting bits is very cheap (= signal rerouting)

used to perform multiplication and division

powers of 2.

eg: $6(=4'b0110) \xleftarrow{\ll} 4'b1100 (=8+4=12)$

$\xrightarrow{\gg} 4'b0011 (=2+1=3)$

works perfectly only for unsigned numbers

when working with signed numbers, towards LSB during right shift, you need to retain the signed bit

OR just use shift right arithmetic

works for signed 2's complement

no such problems when shifting towards msb (<<)

assign { b[7:0], b[15:8] } = { a[15:8], a[7:0] }

↳ byte swap

eg: $a = 8'hAB = 16'h00AB$

$b = 16'hAB00$

- Note:

left orith.
<<<)

- For multiplication, FPGAs have DSP48 dedicated to fast math.

However, if there are no free DSPs, used which is large and slow.

- For multiplication of two N bit numbers, result is max 2^N bits number
 - make sure to define your variables and their size explicitly.

Bitwise operators:
 operates on &
 each bit individually

\sim	unverse	Output
$\&$	And	can be
$ $	Or	multi-bit
\wedge	not	
$\sim\sim$	XNOR	

 - if the two operands are of different lengths, the shorter one is padded with its MSB with signed bit
 ↴ so number of gates required: $\max\{\text{len}(A), \text{len}(B)\}$
 - by default everything is unsigned
 - this is how we can tell the tool that we want signed operation:
 $\text{assign out} = (\$signed(a)) < (\$signed(b))$
 or we can store the value in signed way using $\$signed$ and do operation normally,
 logical operators:

$!$	NOT	Output is
$\&\&$	AND	one bit only
$ $	OR	$0, 1 \leftarrow$
$==$	EQUAL	OR TRUE/FALSE
$!=$	NOT EQUAL	
$<, >, \leq, \geq$	COMPARISON	

a	b	$a \& b$	$a \oplus b$	$a \& \& b$	$a \oplus \oplus b$
0	1	0	1	0/F	1/T
000	000	000	000	0/F	0/F
000	001	000	001	0/F	1/T
011	001	001	011	1/T	1/T

- 2 basic blocks: always \rightarrow and initial \rightarrow
in behavioural

- All of them start at simulation time $0 (\#0)$
- INITIAL Block
 - starts at $\#0$ and executes only once.

initial
begin

#70 \$finish after 100 units
Wait To end
more units
 $b = \#50$ $c \& d$
calculated at $t=0$ but assigned at $t=50$

In the hardware, delay is created in context of clock cycles instead of seconds.
Hence we use flip flops to create delay

- note: “=” makes code run sequentially
- ALWAYS BLOCK
 - starts at $t=0$

- statements inside always block are executed either sequentially (=) or parallelly (\Leftarrow)
 - blocking assignment \Leftarrow
 - non-blocking assignment \Leftarrow
- describes the functionality of the circuit

<i>always</i>	<i>always @(*)</i>	<i>always @ (posedge ...)</i>
...
<i>not</i>		
<i>Synthesizable</i> <i>on hardware</i>	<i>Synthesizable</i> <i>on hardware</i>	<i>Synthesizable</i> <i>on hardware</i>
✓	—	—

- * Combinational Circuits using always
 - Common ERRORS
 - (1) Variables updated in multiple always blocks
 - (2) Incomplete sensitivity list

⇒ ERROR: Multi driver error
Some variable driving two blocks
Synthesis error

eg: always @ (posedge clk)

begin

if (rst-n)

$Q \leftarrow D$;

end

always @ (negedge rst-n)

begin

if (!rst-n)

$Q \leftarrow 1'b0$;

end

- Q is being updated by two blocks simultaneously

Parameters

```
module something(
    parameter foo = 1'b0
)
```


* Digital clock (minute : seconds)
(behavioural modelling)

$0 \rightarrow 59 \downarrow \downarrow 0 \rightarrow 59$

6 bit up counter

always @ \downarrow

HW: modify the digital clk so that the output of CMT block is 16.777 MHz
clock management time \downarrow
24 bit size of the counter



sec_reg: output of sequential ckt (flip flop)

sec_next: output of combinational ckt

hence we cannot

initialise it

eg: we do not initialize output of AND ckt

if we initialise it, the tool might ignore the 2nd always block (the one whose o/p is sec-next)

ff: takes the next value and assigns to the current value

note: we are making the minutes logic and seconds logic in separate always blocks due to parallel processing

• Behavioral modelling for comb. ckt

- (1) multi-driver error
- (2) Incomplete sensitivity list
- (3) Incomplete branch and incomplete o/p assignments

SOLUTIONS (\equiv Guidelines)

① → have separate always block for each identifier

→ do not update multiple identifiers in one ALWAYS block

② designing AND gate wrong. comb. ckt's
always @ (in1, in2) begin
out = in1 & in2; end

Note: we are just explaining our logic through code to the tool. Some tools might give warning but some might not. Hence resulting in incorrect logic.

* Note: leaving out an input trigger might result in a sequential circuit

③ always @ * → intention: combinational circuit
if (a>b)
gt = 1'b1
else if (a=b)
eq = 1'b1

* Problem 1: 2 outputs of one always block
* Problem 2: for each condition, only one variable of the two variables are getting updated and hence the other variable is stored in memory which we don't want because sequential

* Problem 3:
Code not considering what to do in the else case

→ assign values to all variables in each condition
→ deal with all cases in an if else block using else and in a switch block using default

another example: → OR we can initial vars to a value in the start of an always block

case (s)
2'b00 : y = 1'b1; } not considering
2'b10 : y = 1'b0; } case where
2'b11 : y = 1'b1; } s = 2'b01
endcase

Solution:
either define all cases or use default keyword
default: y = 1'b0;


all cases are checked simultaneously
Priority based

Conditions: (1) both execute at same time
a = b
b = a

(2) (1) then (2)
a = b
b = b

(3) (2) then (1)
b = a
a = b

eg³ always @ (posedge clk)
begin
a = b;
a = b;



note: both always block execute at the same exact time since they are parallel blocks theoretically.

but on the hardware, it could happen that block (1) executes before (2) or vice versa

Conditions: (1) both execute at same time
a = b
b = a

(2) (1) → (2)
a = b_{old}
b = b_{old}

(3) (2) → (1)
b = a_{old}
a = b_{old}

eg³ always @ (posedge clk)
begin
q1 = in;
q2 = q1;
out = q2;

randomising
non-blocking
always @ (posedge clk)
begin
q1 = in;
q2 = q1;
out = q2;

end

3 clk cycles delay ✓

for sequential ckt's use non-blocking assignment only

but for comb. ckt's use blocking assignment only

when doing both sequential & comb.
we do non-blocking


• FPGA Architecture

2 LUT outputs: O_5, O_6

overall outputs: $-, -MUX, -Q$
 eg: D, D_{MUX}, D_Q

through multiplexer
 passed through flip flop
 (synchronous)
 and delayed by 1 clock cycle

if we combine 2 6bit LUTs: we get a
 64 locations \leftarrow 7bit LUT
 of 1bit size each \hookrightarrow 128 locations




Combining two 2bit LUTs to get a 3bit LUTs

$$\text{eg: } I = 100 \Rightarrow \text{out} = E \\ I = 001 \Rightarrow \text{out} = F$$


Similarly, our S-series FPGA, can combine all 4 6bit LUTs to get max one 8bit LUT

* 3input LUT



3input comb. ckt means 8 rows & 1 output cal in truth table

so, only 2 comb ckt can be implemented in one 3input LUT



this is 2input LUTs x 2 how many comb ckt of 2 inputs can be implemented?
 because 2input = 4 locations and so, either of the output can be used at once

• LUT 3 architecture

inputs comb. ckt. constraint

$f_1(A, B, C, D, E)$	6	1	-
$f_2(A, B, C, D, E)$	5	2	common input
382 <small>(or less)</small>	2	2	-

eg: $f_1(A, B, C)$
 $f_2(D, E)$


eg: $f_1(A, B, C)$
 $f_2(B, C, D)$

note: f_1, f_2 wont work because we only have 2 outputs but they give 3 o/p's

$f_1(A, B, C)$ $\{$
 $f_2(D, E, F)$ $\}$ X because we have only 3 inputs (rest 1 is sel)

① MOORE machine

② MEALY machine



* LAB: 5 \Rightarrow design of sequence detector 17/09/24

FSM

midsem code: write a fsm code for something..


FSM: sequential circuit

" "

FFs + 2 comb. ckt

↓
output + next state

1011 sequence detector





types: overlapping / non-overlapping

⇒ FSM: finite state machine
every state has a meaning

MOORE

S_0 : " "
 S_1 : " 1"
 S_2 : " 11"
 S_3 : " 110"
 S_4 : " 1101"



every state should be unique

5 steps

Vерilog code for FSM (moore)
(1101)

① module definition

2 comb. ckt + 1 sequential ckt

② define variables for present and next state
size \geq number of states

`reg[2:0] present-state,
next-state;`

`parameter S0 = 3'b000
S1 = 3'b001
S2 = 3'b010
S3 = 3'b011
S4 = 3'b100`

Note: non-blocking assignment for sequential ckt

and blocking assignment for comb. ckt

③ State Register always block

always @ (*)
begin

if (clr == 1)

present-state <= S0;

else

present-state <= next-state;

end

④ next state comb. ckt

always @ (*)

begin

case (present-state)

S0: if (din == 1)

next-state = S1;

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:


:

:

* lecture: 12

17/09/24

⇒ SLICE ARCHITECTURE



LUT


- ↳ combinational ckt
- ↳ memory
- ↳ shift register

① LUT as memory

- only in SLICEM
- synchronous write operation, WEN must be high
- asynchronous / synchronous read operation
 - ↳ when passed through a FF


* Single Port

common address port for synchronous write and asynchronous read i.e. read and write addresses share the same address bus.




* Dual Port


one port for async write + sync read
one port for async read




* Simple dual port



* 64x2 : quad port



* 64x3 : simple dual port



\Rightarrow LUT as Shift
(serial)

```
    input [3:0] A,
    input clk,
    output QD;
)
wire QA, QB, QC, QD
```

else
 $Q_A \leftarrow in;$

always @ (posedge clk or posedge clear)
if (clear)
 $Q_B \leftarrow 0;$
else
 $Q_B \leftarrow Q_A;$

always @ (posedge clk or posedge clear)
if (clear)
 $Q_C \leftarrow 0;$
else
 $Q_C \leftarrow Q_B;$

always @ (posedge clk or posedge clear)
if (clear)
 $Q_D \leftarrow 0;$
else
 $Q_D \leftarrow Q_C;$

endmodule

D-FF(in, Q_A); }
D-FF(Q_A, Q_B); } same as
D-FF(Q_B, Q_C); } above
D-FF(Q_C, Q_D); } if D-FF defined
already

uses of shift registers

) multiplying/dividing by power of 2

* OR / by 2^x

) Delaying output by some clock cycles

eg)
Inputs 64 → OP A (8 cycles) → OP B (12 cycles) → m u x → 64
OP C (3 cycles) → OP D (nop) → 17 cycles

64 × 17
flip flops required

1 slice has 8 FFs
so, 8×17 slices required

to delay 64 bit signal
by 17 cycles

OP A, B, C are some operations that take some clk cycles to process input but to hold the functionality of the given circuit, i.e. both pathways reach max at same time, we need 17 clk cycle delay.

to reduce number of FFs needed we use MC31 on the FPGA

T as shift Register

MC31 is delayed version of input by 32 cycles

SHIFTIN (D) → MC31 → SHIFTOUT (Q31)
we → MC31 → Q (06)
CLK → MC31 → Q (06)

so much cycles Q output is delayed by 32 cycles
However, SHIFTOUT is always delayed by 32 clk cycles

Note: in the FPGA, MC31 of an LUT is connected to data-in (Dil) of the LUT below it ($n-1^{th}$ LUT only)

Sync write operation

fixed read access to Q31 ($\equiv MC31$) (LSB unused)

dynamic read access through 5bit address bus

Q cannot have set/reset functionality

useful for smaller shift registers

any of the 32 bits can be read out

asynchronously by controlling the address without reset/clear

If we write a verilog code in the tool

Block diagram of a digital logic circuit:

- LUT2**: A block with inputs DI_1 and $A[6:2]$.
- 06**: A block.
- mux**: A 6-to-1 multiplexer with input wE and control $C4K$.
- F7**: An output terminal.

The circuit structure is as follows:

- The LUT2 and 06 blocks are connected to a vertical bus.
- The bus connects to the mux's data inputs.
- The bus also connects to the data input of a buffer.
- The buffer's output connects to the data input of an inverter.
- The inverter's output connects to the output **F7**.
- The bus connects to the data input of another inverter.
- The second inverter's output connects to the output **F7**.

project settings → synthesis
↓
shift-min-sig
max-dsp

slices
LUTs
FFs
bits/mm

8 bit shift register

```
module counter (
    input [3:0] in,
```

```
always @ (posedge bb)
begin
    out <- out + 1
end
```

endmodule
we get $① \rightarrow ⑤ \rightarrow ⑦$

to push button debounce



When we push once, it takes

↓ ↗ Some time to
settle

3 consecutive clock cycles,
then only do the logic

to LFTs and ST-1
and checks with current
value

after a press


* Lab 6 \Rightarrow AXI Interface 24/09/24

- basics of AXI Interface
- design of floating point arithmetic

$$y = \frac{1}{\ln(x)}$$


- HW: ACCELERATOR: $Z = \sqrt{x} + \frac{1}{\ln(y)} + 1.5$
- compare which is faster: processor vs FPGA
 $(C/C++)$ $(Verilog)$
for communication
between the two \Rightarrow AXI
interface

* Advanced Extensible Interface (AXI)



Problem:

- B does not know when transmission should end and parse the data or how much data A should send
 - No feedback mechanism from B \rightarrow A if data received correctly or not
 - A might not have all data ready at each clock rising edge. A should have control to pause transmission.
- > Note: SPI solves all these problems



DATA

VALID : by log IP
READY : by inverse IP

Last

① LOG IP

② INVERSE IP

③ connect ① & ②

④ connect with testbench

SRC connected with log IP

DST connected with inverse IP

DST connected with inverse IP

* Verilog:

latency = 23 \Rightarrow means it takes 23 clock cycles to carry out log function

slave interface: data input

VALID : by log IP

READY : by inverse IP

Last

master interface: data output

Valid output

READY input




latency for reciprocal: 30 cycles

total cycle delayed to find output:

53 cycles

our clk cycle = 10ns per

so, total delay: 530ns



• BRAM

in the FPGA, we can store data using:

(1) LUT 64 bits

(2) FF

(3) BRAM 36 kb

for BRAM, we can use BRAM IP directly from vivado's IP catalog

OR we can code our logic for memory with specific conditions for synthesis with BRAM

ultraRAM 288 kb

in one LUT we can store 64 bits of memory

in one slice \Rightarrow 256 bits

in one CLB \Rightarrow 256 bits

in one BRAM \Rightarrow $36 \times 1024 \times 8$ bits

also, in some boards, we have ultra RAM

(can store max 288 kb mem) but ours doesn't have it.

- We had async read & sync write in LUT
- For BRAM, we have fully synchronous operations
- Configurations
 - True dual port
 - Simple dual port
 - Single port


• Each BRAM can be segmented as:

(1) 36kb BRAM : we can access data at any place by providing address

(2) 36kb FIFO : sequentially access only

(3) 18kb BRAM x 2

(4) 18kb FIFO + 18kb BRAM



we can read the same data multiple times anytime

once the data is read, it is pushed out of the memory

needs internal counter to get from where to read / write data

Requires a separate controller alongside memory


* Integrate cascade logic to build larger memories eg.: to get 72kb BRAM

• BRAM Configuration

two ports: A and B

each port can do read / write operation

multi-bit read/write addresses = configurable memory



power \downarrow

efficient \checkmark

both ports are symmetrical and totally independent, sharing only the shared data.

Each port can be configured in one of the available widths, independent of the other port

Read port width can be different from the write port width.

BRAM has a global enable signal \Rightarrow read/write operations are carried out only when EN = high \Rightarrow else NOP

CLR _____

WEN _____

EN _____

disabled read only write and read only

• Configurations (WRITE MODES)

During write operation, output can have either newly written data / previous output or have no change

data written is passed as opt to DQ

data is available at output first

• WRITE-FIRST perform the write operation and \Rightarrow read / write operations are carried out only when EN = high \Rightarrow else NOP

• READ-FIRST perform write operation but old/prev data is available at output first

• NO-CHANGE DQ (output) holds its previous values (power saver)

power \downarrow

efficient \checkmark

WRITE-FIRST

READ-FIRST

NO-CHANGE

we need to store this in separate memory (could be FF)


* Lecture : 15

26/09/29

⇒ BRAM


- fully synchronous operations
- memory access (read/write) is controlled by the clk
- to support read-first and no-change modes, we have a latch and register at the end.

• PIPELINING




increase in hw cost? ↴ No
increases efficiency / throughput of existing resources ✓
clock rate

- output latches will be loaded only when write mode = read-first and write-first not when mode = no-change
- first data gets loaded into output latch then write operation in READ-FIRST



- first write operation to memory and then reads updated data to output latch in WRITE-FIRST



- When WE is inactive and EN is active, read operation happens and the data referenced by the address bus appear on the data-out bus regardless of write mode

• TYPES OF BRAM

① Dual Port block BRAM

Eg: memory with 1K locations and each 8bits

→ we need 10 bits for address bus and 8 bits for data bus

now, for 2K → 9 bits

addr bus = 11 bits

data bus = 9 bits

now, for 4K → 12 bits



addr bus = 12 bits

data bus = 12 bits

now, for 8K → 13 bits

addr bus = 13 bits

data bus = 13 bits



so, for 1K locations with each size 8bit, we can add an additional parity bit

so, for 36kb of memory, we can have these configs :

1K → 32 + 4
2K → 16 + 2
4K → 8 + 1
8K → 4 + 0
16K → 2 + 0
32K → 1 + 0
maximum locations
so, address bus 2¹⁵
15 bits

allows 2 adjacent BRAMs
no cascade hence APPRA is 16 bits
and not 15 bits

why do we have 4 bits for WEN?
eg: WEN = 1000 i.e. enabled for one byte
in 1K → 32+4

we can write one byte at a time using this

eg: F X X X
garbage value

for WEN = 0110
→ X A B X

Saves time ✓

This is called Byte-wide write enable

→ allows writing eight bit (one byte) portions of incoming data.

if last read data = ABCD
new data-in = X E X X

with mode = READ-first, output = ABCD
but in WRITE-FIRST, output = AFCD

Combination of new and previous value ↵

so, we have 18kb single port BRAM

② SIMPLE DUAL PORT BRAM

- one read-only port and one write-only port
- independent clocks b/w both ports

- each BRAM can be set to simple dual port mode (SDP) and locations can be doubled i.e. 72K locations max

locations size of each (bits)

32K	1	+ 0
16K	2	+ 0
8K	4	+ 0
4K	8/19	+ 1
2K	16/18	+ 2
1K	32/36	+ 4
512	64/72	+ 8

not using 36K locations because address bus should be power of 2
so, address bus 2¹⁵

common RF NC 1 0 0 old old no change

common RF NC 1 0 1 old old new (A)

common RF NC 1 0 new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change

common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change


common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)

common RF NC 1 1 old old no change


common RF NC 1 1 new old old new (A)

common RF NC 1 1 new new old old new (B)



Fourier Transfer

Processor vs FPGA which will be faster?
 ↳ depends on which algorithm used.



• Objective

- basics of fourier transform
- design floating point FFT for input of size 8 elements

HW1: design f.p. FFT for input of size 32 elements

$$HW2: \text{design } Z = \frac{x}{y} + \sqrt{\frac{2 \ln(t)}{y}}$$

x, y, t : type int

$t > y > x$

from one domain to another

• Fourier Transform

↓
decompose a signal into sinusoidal terms

time domain → freq. domain

in 4G : ft of size 2048

in 5G : ft of size 4096

FS: for periodic signals
 FT: for non-periodic signals

B.Tech kitne duration ka hai?
 = fourier

$$FT(\delta(t)) = 1$$

constant → contains all frequencies

FT : time → freq

$$FT^{-1} = IFT : freq \rightarrow time$$

FT

↳ Continuous

↳ Discrete : Sampled / present at only

Certain time instants

We will work with this since we are using the ADC to get the digital signal

$$\text{Discrete FT} \quad X(k) = \sum_{n=0}^{N-1} x[n] e^{-j k \omega_n} = \sum_{n=0}^{N-1} x[n] e^{-j k \frac{2\pi n}{N}}$$

freq. domain signal

discrete time domain signal

size of F.T. $\Rightarrow N$

4G $\Rightarrow 2048$

5G $\Rightarrow 4096$

Lab $\Rightarrow 8$

Lab KWS $\Rightarrow 32$

if $N=4 \Rightarrow x[n]$ has 4 terms (discrete)

$0 \rightarrow 3$

F.T. \Rightarrow matrix vector multiplication

no. of multiplications

$n: 0 \rightarrow N-1$

required: N^2

$k: 0 \rightarrow N-1$

16 here

FFT: fast fourier transform

↓

$N \propto$ time to perform operation

no. of multiplications

required : $N \log_2(N)$

e.g. $N=8$

$\Rightarrow 8 \cdot \log_2(8)$

$8 \times 3 = 24$

$N=32 \Rightarrow 32 \cdot 5$

$\Rightarrow 160$

32 point FFT

fast in FPGA

slow in ARM

to verify, use matlab :

$$x = [0 0 0 0 0 0 0 1];$$

fft(x);

$x[n]$: complex number

(64bit)

real (32)

imaginary (32)

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

* Lecture: 16

ARM and FPGA communication?

↳ AXI Protocol

Advanced extensible interface

Zynq = ARM

AXI is native

Some IP provide both

Some modern ones have only AXI

ARM $\xleftarrow{\text{AXI}}$ FPGA

in order to have

efficient communication between multiple blocks of a SoC, we have a standard protocol eg: AXI

AXI is popular because it is the protocol which is used by the famous ARM processors

AXI: very popular and is implemented in almost all IPs

wishbone protocol \rightarrow hardware block famous in the past

• AMBA: advanced microcontroller bus architecture

AMBA

↳ APB: advanced peripheral bus

↳ AHB: advanced high performance bus

↳ AXI: advanced extensible interface

↳ ATB: advanced trace bus

processor accesses memory for - persistent data storing - instruction storing

AHB used for processor \leftrightarrow memory communication because accessing memory is slow

APB used for UART communication

↳ slower than AHB

ATB used by debugger to communicate with processor eg. when breakpoint is hit, it needs to fetch register values etc.

* AXI

↳ memory mapped
↳ stream
↳ lite

memory map

ARM processor treats every other block as memory i.e. communication involves only read and write operation

no need to worry about separate communication logic, say, between USB, UART

start address

end address

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

* Lecture 17


17/10/24

last lecture on AXI
next quiz → AXI


• Byte addressable memory ↴

every location is one byte
in size
every byte has a separate
address

e.g.:



one byte
each



2 bytes
each



4 bytes
each

- each of the independent channels ⇒ we have a set of information signals

e.g.: AW/R: Address bus

W/R: data bus

B: response bus

- R/W include the LAST signal

- AXI provides simultaneous, bidirectional data transfer

- Both read and write operations can happen simultaneously

BURST TRANSFER: we do not need to send

separate address and control data to get each separate byte.

we can send one address and fetch x amount of data from data.

BURSTS can vary from 1-256 data transfers per burst

- EACH BURST transfer size can be 1-128 bytes (must be of form 2^n ofc)

- max data per burst → $256 \times 128 = 32\text{kb}$ (i.e. for one address)

what if i want 16kb : two options,
no. of bursts: $256 \rightarrow 128$
or each burst size: $128 \rightarrow 64$

how about 1byte of data?
no. and each size = 1

4 bytes? ⇒ 1×4 or 4×1

3 bytes? ⇒ burst = 3
transfer size: 1

258 bytes? ⇒ 128×2

259 bytes? ⇒ need NULL transfer

Byte lane strobe signal

for every 8 bits of data, indicator which bytes of data are valid.

BLSS size = burst transfer size

so, we have e.g. → 8bits BLSS for 8bytes of data

now for 259 bytes data transfer →

130 data transfers per burst

2 burst transfer size

with BLSS = 01 for last transfer

for 9 bytes data transfer and with fixed 4 data transfers/burst

→ 4 burst transfer size with BLSS = 1111

1111

1111

1000

0000

zeros mean

data null

& not needed

AXI: Read

ACLK

ARID[3:0] identifier for when we have multiple slaves/masters in interconnect

ARSIZE[2:0] size of each transfer (1 → 128)

ARVALID

ARREADY

WSTRB[3:0]

↓

eg: F = 111

all 3 bytes ↓

are valid

000 1

001 2

010 4

011 8

100 16

101 32

110 64

111 128

ALEN signal [7:0]

size of data transfer in one burst

if AWLEN: 011 → $3+1 = 4$ bytes transferred in one burst

Burst length: ALEN[7:0] + 1

signals: AWLEN / ARLEN

eg: for 10 bytes of data:

if we have 4 bytes per burst ⇒

we can have any order like ↓

bits valid (not null) 1 4 4 1

Strobe signal → 1 F F 1

new signals: ID

SIZE

STROBE

BURST TYPE

AXI memory mapped

Known for burst transfers

↳ efficiency ↑

↳ single address, multiple data

• AXI: Lite

↳ single address, single data

↳ number of data transferred in one burst = one

↳ Bursting not supported

↳ subset of AXI: memory mapped

↳ useful for configuring hardware IP where only 2/3 bits of data required

↳ i.e. used for sending smaller sized data for LITE → mem mapped in timing diagrams

↳ add specific addresses in ARADDR for every transaction

• AXI: Stream

- unidirectional

- no address

- unlimited data burst size

- write data: master → slave

complexity: STREAM < mem mapped

Direct memory access

- AXI data mover does what it sounds like

- CPU will config DMA to tell which photo will be stored where and hence we use AXI: lite there

so, AXI: memory mapped for large data

AXI: like for small data

next weeks lab: FFT in C on arm processor