ELD LAB HOMEWORK 5 Aditya Gautam 2023043

- Demo Video
 - https://drive.google.com/file/d/1y3z8QRbyMl5KMELx9vd7N2H w_RAMhsot/view?usp=sharing
- Project Directory

vio_	_wrapper.v
<u> </u>	_topFSM.v
	cmt (ip)
	clk_div_rtl.v
	l pb_clk.v
	FSM_moore_1111.v
	vio (ip)

- Code

1. vio_wrapper.v

```
↑ ARCHLINUX IP 192.168.1.14 CPU 3.28% MEM 42.93% VOL 46% BAT 69% TIME 11:28 PM DATE Sep 26
    module vio_wrapper (
        input Clk_100M
      wire detect;
      wire [2:0] FSM_state;
      wire clear;
      wire inp_0, inp_1, clear;
      top_FSM t1(
        .inp_1(inp_1),
        .Clk_100M(Clk_100M),
 35
       .clear(clear),
        .detect(detect),
        .FSM_state(FSM_state)
      vio_0 vio (
       endmodule
repo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/new/vio_wrapper.v
```

2. top_FSM.v

```
A ARCHLINUX IP 192.168.1.14 CPU 3.20% HEM 42.66% VOL 41% BAT 68% TIME 11:21 PM DATE Sep 26,
    module top_FSM (
       input inp_0, inp_1,
        input Clk_100M,
        input clear,
        output detect,
        output [2:0] FSM_state
      wire Clk_8M, Clk_1Hz, inp_1, inp_0, clk_pb;
 32
      clk_wiz_0 cmt (
           .Clk_8M (Clk_8M), // output Clk_8M
           .Clk_100M(Clk_100M)
      clk_div_rtl fd (
           .Clk_8M (Clk_8M),
           .Clk_1Hz(Clk_1Hz)
          .Clk_1Hz(Clk_1Hz), .inp_0(inp_0), .inp_1(inp_1), .clk_pb(clk_pb)
          .clk_pb(clk_pb), .clear(clear), .inp_1(inp_1), .detect(detect), .FSM_state(FSM_state)
epo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/new/top_FSM.v
```

3. clk_div_rtl.v

```
### ABELINA [20] INFORMATION OF THE BOOK CARE [20] INFORMATION OF THE BOOK
```

4. pb_clk.v

5. FSM_moore_1101.v

```
4 5 6 7 8 9 [2] |
timescale 1ns / 1ps
    module FSM_moore_1101 (
         input clk_pb
         input clear
         input inp_1,
         output [2:0] FSM_state
       parameter <u>S0</u> = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100;
       reg [2:0] present_state = S0;
       reg [2:0] next_state;
       always @(posedge clk_pb or posedge clear) begin
epo/notes/sem3/ELD2024_LAB/lab5/lab5.srcs/sources_1/new/FSM_moore_1101.v
         5 6 7 8 9 [2]
present_state <= S0;
            next state = S1:
           if (inp_1 == 1)
next_state = S2
            next state = S3
           if (inp_1 == 1)
next_state = S4
            next state = S0:
          else
next_state = S0
     always @(*) begin
         detect = 0;
     assign FSM state = present state:
```

- NOTE: I meant to name this main logic file as FSM_moore_1111.v but since there was not much to change in the main lab code, I continued in the same project and hence it is named FSM_moore_1101.v here.