

ELD LAB 7 CLASSWORK

Aditya Gautam

2023043

Project Structure

```
main.v
|-- xfft_03.xci
```

Code

- main.v

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/15/2024 09:38:43 AM
// Design Name:
// Module Name: main
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////

module main(

    input Clock,
    input reset,
    input [63:0] slave_data,
    output [63:0] master_data,
    input [7:0] config_data,
    input config_valid,
    input slave_valid,
    input slave_last,
```

```

input master_ready,
output config_ready,
output slave_ready,
output master_valid,
output master_last

);

xfft_03 something (
    .aclk(Clock),                // input wire aclk
    .aresetn(reset),             // input wire aresetn
    .s_axis_config_tdata(config_data), // input wire [7 : 0] s_axis_config_tdata
    .s_axis_config_tvalid(config_valid), // input wire s_axis_config_tvalid
    .s_axis_config_tready(config_ready), // output wire s_axis_config_tready
    .s_axis_data_tdata(slave_data), // input wire [63 : 0] s_axis_data_tdata
    .s_axis_data_tvalid(slave_valid), // input wire s_axis_data_tvalid
    .s_axis_data_tready(slave_ready), // output wire s_axis_data_tready
    .s_axis_data_tlast(slave_last), // input wire s_axis_data_tlast
    .m_axis_data_tdata(master_data), // output wire [63 : 0] m_axis_data_tdata
    .m_axis_data_tvalid(master_valid), // output wire m_axis_data_tvalid
    .m_axis_data_tready(master_ready), // input wire m_axis_data_tready
    .m_axis_data_tlast(master_last) // output wire m_axis_data_tlast
);

endmodule

```

```

1 2 3 4 5 6 7 8 9 [2] main.v (~repo/notes/sem3/ELD2624_LAB/lab7/lab7.srcs/sources_1/new) - VIM  A ARCHLINUX  IP 192.168.1.6  CPU 4.75%  MEM 25.36%  VOL 55%  BAT 34% | 11:02  TIME 10:50 AM  DATE Oct 19, Sat
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23
24 module main(
25
26     input Clock,
27     input reset,
28     input [63:0] slave_data,
29     output [63:0] master_data,
30     input [7:0] config_data,
31     input config_valid,
32     input slave_valid,
33     input slave_last,
34     input master_ready,
35     output config_ready,
36     output slave_ready,
37     output master_valid,
38     output master_last
39 );
40
41 xfft_03 something (
42     .aclk(Clock),                // input wire aclk
43     .aresetn(reset),             // input wire aresetn
44     .s_axis_config_tdata(config_data), // input wire [7 : 0] s_axis_config_tdata
45     .s_axis_config_tvalid(config_valid), // input wire s_axis_config_tvalid
46     .s_axis_config_tready(config_ready), // output wire s_axis_config_tready
47     .s_axis_data_tdata(slave_data), // input wire [63 : 0] s_axis_data_tdata
48     .s_axis_data_tvalid(slave_valid), // input wire s_axis_data_tvalid
49     .s_axis_data_tready(slave_ready), // output wire s_axis_data_tready
50     .s_axis_data_tlast(slave_last), // input wire s_axis_data_tlast
51     .m_axis_data_tdata(master_data), // output wire [63 : 0] m_axis_data_tdata
52     .m_axis_data_tvalid(master_valid), // output wire m_axis_data_tvalid
53     .m_axis_data_tready(master_ready), // input wire m_axis_data_tready
54     .m_axis_data_tlast(master_last) // output wire m_axis_data_tlast
55 );
56
57 endmodule

```

NORMAL main.v | unix | utf-8 | verilog | 45% | 26:1

- testbench.v

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/15/2024 09:55:13 AM
// Design Name:
// Module Name: testbench
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////
```

```
module testbench(
    );

    reg Clock;
    reg reset;
    reg [63:0] slave_data;
    wire [63:0] master_data;
    reg [7:0] config_data;
    reg config_valid;
    reg slave_valid;
    reg slave_last;
    reg master_ready;
    wire config_ready;
    wire slave_ready;
    wire master_valid;
    wire master_last;

    reg [31:0] slave_data_real [7:0];
    reg [31:0] slave_data_im [7:0];
    reg [31:0] master_data_real [7:0];
    reg [31:0] master_data_im [7:0];

    main something (
        .Clock(Clock),
        .reset(reset),
        .slave_data(slave_data),
        .master_data(master_data),
        .config_data(config_data),
        .config_valid(config_valid),
        .slave_valid(slave_valid),
```

```

.slave_last(slave_last),
.master_ready(master_ready),
.config_ready(config_ready),
.slave_ready(slave_ready),
.master_valid(master_valid),
.master_last(master_last)
);

// init
initial
begin
    Clock = 0;
    reset = 0;
    config_valid = 0;
    config_data = 0;
    slave_valid = 0;
    slave_data = 0;
    slave_last = 0;
    master_ready = 1;
end

// clock
always
#5 Clock = ~Clock;

// input
initial
begin
    slave_data_real[0] = 32'h3f800000;
    slave_data_im[0] = 32'h0;
    slave_data_real[1] = 32'h0;
    slave_data_im[1] = 32'h0;
    slave_data_real[2] = 32'h0;
    slave_data_im[2] = 32'h0;
    slave_data_real[3] = 32'h0;
    slave_data_im[3] = 32'h0;
    slave_data_real[4] = 32'h0;
    slave_data_im[4] = 32'h0;
    slave_data_real[5] = 32'h0;
    slave_data_im[5] = 32'h0;
    slave_data_real[6] = 32'h0;
    slave_data_im[6] = 32'h0;
    slave_data_real[7] = 32'h0;
    slave_data_im[7] = 32'h0;
end

// config
initial
begin
    #70 reset = 1;
    config_data = 1; // forward fft not inverse
    config_valid = 1;
    while(config_ready == 0)
        #2 config_valid = 1;

```

```

        #10 config_valid = 0;
    end

    // input
    integer i,j;
    initial
    begin
        #70 for(i=7;i>=0;i=i-1) begin
            #10 if(i==0)
                slave_last = 1;
            slave_data = {slave_data_im[i],slave_data_real[i]};
            slave_valid = 1;
            while(slave_ready == 0)
                #2 slave_valid = 1;
            #10 slave_valid = 0;
            slave_last = 0;
        end
    end

    // output
    initial
    begin
        for(j=7;j>=-1;j=j-1) begin
            #5 master_ready = 1;
            wait(master_valid == 1);
            {master_data_im[j],master_data_real[j]} = master_data;
            #10 master_ready = 0;
        end
        #20 $stop;
    end
end

```

endmodule

```

1 2 3 4 5 6 7 8 9 [2] testbench.v (-/repo/notes/sem3/ELD2024_LAB/Lab7/Lab7.srcs/sim_1/new) - VIM
2 // Company:
3 // Engineer:
4 //
5 // Create Date: 10/15/2024 09:55:13 AM
6 // Design Name:
7 // Module Name: testbench
8 // Project Name:
9 // Target Devices:
10 // Tool Versions:
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 //
20 //
21
22
23 module testbench(
24 );
25
26     reg Clock;
27     reg reset;
28     reg [63:0] slave_data;
29     wire [63:0] master_data;
30     reg [7:0] config_data;
31     reg config_valid;
32     reg slave_valid;
33     reg slave_last;
34     reg master_ready;
35     wire config_ready;
36     wire slave_ready;
37     wire master_valid;
38     wire master_last;
39
40     reg [31:0] slave_data_real [7:0];
41     reg [31:0] slave_data_im [7:0];
42     reg [31:0] master_data_real [7:0];
43     reg [31:0] master_data_im [7:0];
44
45     main something (
46         .Clock(Clock),
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

```

NORMAL testbench.v unix | utf-8 | verilog 14% 20:1

