

ELD LAB 4 HOMEWORK

Aditya Gautam

2023043

- Project Directory

```
vio_wrapper.v
|-- top_count.v
|-- |-- clock_wizard_ip (cmt)
|-- |-- clk_div_rtl.v
|-- |-- counter_6bit.v (= digital counter)
|-- vio_ip (virtual input output)
|-- ila_ip (integrated logic analyzer)
```

- Files

- vio_wrapper.v

```
1 2 3 4 5 6 7 8 9 [2] nvim
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module vio_wrapper (
24     input Clk_100M
25 );
26
27 wire [5:0] sec, min;
28 wire reset;
29 //
30 top_count t1(
31     .Clk_100M(Clk_100M),
32     .reset(reset),
33     .min(min),
34     .sec(sec)
35 );
36
37
38 vio_0 vio0 (
39     .clk(Clk_100M), // input wire clk
40     .probe_in0(sec), // input wire [5 : 0] probe_in0
41     .probe_in1(min), // input wire [5 : 0] probe_in1
42     .probe_out0(reset) // output wire [0 : 0] probe_out0
43 );
44
45 ila_0 ila0 (
46     .clk(Clk_100M), // input wire clk
47     .probe0(sec), // input wire [5:0] probe0
48     .probe1(min) // input wire [5:0] probe1
49 );
50
51
52 endmodule
```

- top_count.v

```
1 2 3 4 5 6 7 8 9 [2] nvim
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module top_count (
24     input Clk_100M,
25     input reset,
26     output [5:0] sec, min
27 );
28
29     wire Clk_8M, Clk_1Hz;
30
31     // CMT INSTANTIATION
32 || clk_wiz_0 cmt (
33     // Clock out ports
34     .Clk_8M (Clk_8M), // output Clk_8M
35     // Clock in ports
36     .Clk_100M(Clk_100M)
37 ); // input Clk_100M
38
39     // FREQ DIVISION INSTANTIATION
40 clk_div_rtl fd (
41     .Clk_8M (Clk_8M),
42     .Clk_1Hz(Clk_1Hz)
43 );
44
45     // COUNTER INSTANTIATION
46 counter_6bit counter(
47     .Clk_1Hz(Clk_1Hz), .reset(reset), .sec(sec), .min(min)
48 );
49
50
51 endmodule
```

- clk_div_rtl.v

```
1 2 3 4 5 6 7 8 9 [2] nvim
8 // Module Name: clk_div_rtl
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module clk_div_rtl (
24     input Clk_8M,
25     output Clk_1Hz
26 );
27
28     reg [23:0] Count_reg = 0; // Initialization of FFs during FPGA configuration
29     reg [23:0] Count_next; // output of combinational circuit...can not be initialized
30     always @(posedge Clk_8M) begin
31         Count_reg <= Count_next; // D-FF
32     end
33
34 >> always @(*) // Comb. ckt to find out next state ■ Use 'always_comb' instead of 'always @*'. [Style: combinational-logic][always-comb]
35     Count_next = Count_reg + 1;
36
37     assign Clk_1Hz = Count_reg[23];
38
39 endmodule
40
```

– counter_6bit.v

```
1 2 3 4 5 6 7 8 9 [1] nvim repo/notes/sem3 ~ ^ ARCHLINUX IP 192.168.1.14 CPU 3.83% MEM 26.96% VOL 69% BAT 89% TIME 07:59 PM DATE Sep 14, Sat
2 module counter_6bit (
3     input Clk_1Hz,
4     input reset,
5     output [5:0] sec,
6     output [5:0] min
7 );
8
9 reg [5:0] sec_count_reg = 0, sec_count_next;
10 reg [5:0] min_count_reg = 0, min_count_next;
11
12 always @(posedge Clk_1Hz) begin
13     if (reset)
14         sec_count_reg <= 0;
15     else
16         sec_count_reg <= sec_count_next;
17 end
18
19 >> always @(*) begin    ■ Use 'always_comb' instead of 'always @*'. [Style: combinational-logic][always-comb] (fix available)    ■ Use 'always_comb' instead of 'always @*'. [Style: comb
20     if (sec_count_reg == 59)
21         sec_count_next = 0;
22     else
23         sec_count_next = sec_count_reg + 1;
24 end
25
26 always @(posedge Clk_1Hz) begin
27     if (reset)
28         min_count_reg <= 0;
29     else
30         min_count_reg <= min_count_next;
31 end
32
33 >> always @(*) begin    ■ Use 'always_comb' instead of 'always @*'. [Style: combinational-logic][always-comb] (fix available)    ■ Use 'always_comb' instead of 'always @*'. [Style: comb
34     if (sec_count_reg == 59)
35         if (min_count_reg == 59)
36             min_count_next = 0;
37         else
38             min_count_next = min_count_reg + 1;
39     else
40         min_count_next = min_count_reg;
41 end
42
43 assign sec = sec_count_reg;
44 assign min = min_count_reg;
45
46 67 Endmodule
```

– Demo Video

<https://drive.google.com/file/d/1bg8vfQwtstMj4F2m2TnLNVGippfps4kJ/view?usp=sharing>

(Change the video quality to highest possible since the default quality preset is very pixelated)