


ECE 270 : Embedded Logic Design \Rightarrow Co + DC



Resource for Quiz: hobbits.0x3.net/wiky/Main_Page
Lab videos : youtube

Programming: 1st half \rightarrow Verilog
2nd half \rightarrow Embedded C

Theory: FPGA and SoC

Virado 2019.1 (including SDK)
arch user repository

| | | |
|-----------|---------------|-------|
| * GRADES: | mid sem | 30 %. |
| | end sem | 30 %. |
| | Surprise quiz | 28 %. |
| | lab hw | 15 %. |


LECTURE: 1

* Which is faster : Analog vs digital ?

\Rightarrow Depends on the use case

* No product is purely digital/analog ?

\Rightarrow Analog is present in nature however digital can be processed easily and has more use cases.



HDL \rightarrow Hardware Description language
 \hookrightarrow eg \Rightarrow Verilog


LECTURE : 2

* **combinational circuit**: The output depends upon the present input (same clock cycle)


* **sequential circuit**: Output depends upon the current input and the current state of the circuit
what we get → output + next state
because we go from one state to another

⇒ Note: combinational circuits use clock as its input as well.

* **D flip flop**: Input is stored at falling (edge triggered) or rising edge of the clock




* **Sequential circuit using combinational ckt**




* **FSM (finite state machine)**

⇒ Up Counter




Note: if curr state = S_n , the output is n


2 bits required to store in mem



* **Another example**



relation b/w present state & next state $\Rightarrow NS = PS + 1$



e.g. if $PS = S_0^{(00)}$ \Rightarrow output is $S_1^{(1)}$
i.e. $NOT(0), NOT(0) \Rightarrow (11)$


{ Here we should use 2 not gates for the 2 bits }

so, we are storing current state + processing inputs (using comb ckt)

* **Example : 3**


counter : $2 \rightarrow 4 \rightarrow 6$

use either MUX or K-map to find suitable ckt



NOTE: no. of states is equal to no. of flip flops

since we represent states using 2 bits, we need 2 flip flops



Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

(* .bit)

Final Step: generating the bitstream

downloaded directly to the FPGA

OR

converted to a PROM file which contains programming information.

- **ASIC design flow:** routed design is used to generate photomask for producing integrated circuits
 Application specific integrated chip

FPGA

The application can be configured and changed even after fabrication.

VHDL code can be converted to .bit and downloaded directly to FPGA

ASIC

fabricate the chip for one specific application we have to send our VHDL code to the fabrication organization

90% devices are ASIC as of this moment

• APPLICATION SPECIFIC IC \Rightarrow ASIC

- # High non-recurring engineering cost (NRE) {the cost required for fabrication of the FIRST product} one time cost to research, design, develop and test a new product
- # High cost for engineering change orders hence testing is critical
- # Lowest price for high volume production
- # fastest clock performance (high performance) because ASIC is intended for specific application
- # Unlimited size and low power consumption
- # Design and test tools are expensive
- # expensive IPs
- # steep learning curve

• Field Programmable Gates Array: FPGA

- # lowest cost for low to medium volume
- # non recurring engineering
- # No NRE cost and fastest time to market
- # Field reconfigurable and partial reconfigurable = upgradable
- # Slower performance than ASIC
- # Limited size and steep learning curve
- # Digital only
- # Industry often use FPGAs to prototype their chips before creating them (FPGA $\xrightarrow{\text{then}}$ ASIC)

* MICRO-CONTROLLERS

simple computer placed inside a single chip with all the necessary components like memory, timers etc., embedded inside and performs a specific task

sequential execution
commands: one by one
one task at a time

cannot carry out parallel operation

A microcontroller designed \equiv GPU

for parallel operations

- # consumes less power than FPGA and suitable for edge cases

* MICRO-PROCESSORS

ICs that come with a computer or CPU inside and are equipped with processing power.

- # No peripherals like Rom, memory

CPU GPU ASIC

flexibility

efficiency

Solution for

the near

future

= ARM + FPGA + GPU


microcontroller : time limited

FPGA

: space limited

* LAB : 1 Design of Full Adder

20/08/29



In Hardware, execution occurs parallelly whereas in software, we write programs that run sequentially

Two major HDLs: Verilog & VHDL

more popular
syntax close to C

easy to master

more prominent
in Indian VLSI industry

1983 : introduced by Gateway Design System

Inverted as a SIMULATION language. SYNTHESIS was an afterthought.

1987 : Verilog

Synthesizer by Synopsys

1989 : Gateway DESIGN SYSTEM acquired by Cadence

Latest verilog version

= system Verilog

↳ much simpler than initial versions

1981 - 1983 : US Dept of defence developed VHDL (VHSIC HDL)

very high speed integrated circuit hardware description language

open source
unlike Verilog
(closed src)

Afraid of losing market share
(Cadence made Verilog open sourced (1990))

1995 : became IEEE standard 1364

Hardware : parallel processing
Software : sequential processing

In Verilog, all lines execute parallelly unlike languages like C, C++, etc.

Verilog looks like C but describes hardware


Understand the circuit and specifications then figure out the code

* VERILOG

- Verilog HDL is case sensitive
- all keywords are in lower case
- statements terminated by semi-colon ;
- Two data types : Net (wire) → default datatype
variable (Reg, Integer, real, time, realtime)

- Primitive Logic Gates and Switch-Level gates are built in

* EXAMPLES



| in1 | in2 | out |
|-----|-----|-----|
| 0 | 0 | 0 |
| 0 | 1 | 0 |

// module_name <ports>

module AND (out, in1, in2);

input in1, in2;

output wire out;

// in1 and in2 are also


// wire datatype since

// it is default type

assign out = in1 & in2;

// data flow - continuous assignment

endmodule



| C _i | x _i | y _i | C _{i+1} | S _i |
|----------------|----------------|----------------|------------------|----------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |

module full-adder_1bit (
input FA1_InA,
input FA1_InB,
input FA1_InC,
output FA1_OutSum,
output FA1_OutC,
);

assign FA1_OutSum = FA1_InA ^ FA1_InB ^ FA1_InC;

assign FA1_OutC = (FA1_InA ^ FA1_InB) | (FA1_InA & FA1_InB)

endmodule

Homework: currently the output = 5 bits

HW → make the output → 4 bit with 1 bit for overflow

* Lecture: 5

8:1 multiplexer

module mux1

input a,b,c,d,e,f,g,h,

input [2:0] sel,

output reg out

);

always @(*) begin

if (sel == 3'b000)

out = a;

else if ...

...

end

endmodule

⇒ Note: These both are same

```
module foo(in1,in2,out);
    input in1,in2;
    output out;
endmodule
```


module bar(

input in1,in2;

output out;

endmodule

* Flip flops:



- Reset : setting value to zero

- Presest: setting value to one

- Active high reset/clear / preset
 - ↳ operation happens when input signal is active high

- Active low reset/clear / preset
 - ↳ operation happens when input signal is active low

- Synchronous: operation will happen at the edge of the clock


- Asynchronous: operation can happen at any time (irrespective of the clock)

⇒ Flip flops are used to

- Store something in memory


- pass a digital signal synchronously

to make reset synchronous



* Verilog code for D flip flop

```
module D_FF(clk,nrst,d,q);
    input clk,nrst,d;
    output reg q;
endmodule
```



always @ (posedge clk or negedge nrst)
begin

if (!nrst)

q <= 0;

else

q <= d;

end

endmodule

* NOTE: <= means blocking or non-blocking

we cannot assign inside always block

because assign uses data flow level approach

- Designing combinational ck + - use always@(*)

- Designing Flip Flops - use always@(posedge clk)

* Parallel-In, Parallel-Out REGISTER

↳ memory in the hardware, not the datatype here

- Note: is reg datatype linked to a register in memory in the hardware?

Not necessarily

e.g.: not in Mux code

but yes in register code and flip flop code

* MODULE PORTS : provide interface for the module

≡ interface to communicate with its environment

input output inout

wire

• Declaration: <Port direction><width><port_name>;

• Port direction can be input/output/inout

- An Input Port driven by external entity

- An Output Port driven by internal entity

- An Inout Port driven by both internal and external entities.

* Module Interconnections

⇒ Named Association

F49 fa_byname (.cout(COUT), .sum(SUM),

.b(B), .a(A).cin(Cin));

⇒ Order Association

F49 fa_byorder (SUM, COUT, A,B,Cin);

* Coding a 4:1 mux using 3x 2:1 mux

* Design a 2:1 mux using data flow approach

module mux(a,b,sel,out);

input a,b,sel;

output out;

assign out = a & sel | b & ~sel;

endmodule.

* VERILOG: Number Representation

- Verilog allows integer numbers to be specified as:

Sized (dynamic size)

Unsized (always 32 bits)

- In a radix of binary, hexa, octa, decimal (default)

Syntax:

549 ≡ 32'd549

'h8FF ≡ 32'h8FF

'O765 ≡ 32'o765

4'b11 ≡ 4'b11

8d9 × → 8'h9 ✓

1 ≡ 32'd.....0000

12'hx ≡ 12-bit unknown number

* Negative Number

- [number]

Signed

default : positive number unsigned

in hardware : 2's compliment

e.g.: -4'b11


* LAB: ELD

27/08/24 8:30AM

- For counter to increment every second, Design 8 bit up counter ($0 \rightarrow 255$) using behavioural modelling
- Design 1Hz clock from input 100MHz clock using clock divider
- Lab HW: Design up/down counter with maximum count of 85
- Write a verilog code where output is delayed version of input by 1 clk cycle

Ans) just make a D flip flop


Note: if we want 3 cycle delay, we pass the input through 3 D flip flops




```
module delay_2(Din, clk, out);
    input Din, clk;
    output reg* out;
```

```
D_FF F1(Din, clk, Q);
D_FF F2(Q, clk, out);
endmodule
```

*Note: Q and out are reg inside each D-FF block but will be wire in this module because both are inputs from perspective of our module. Look up previous lecture for the same.



- 8 bit up counter
 - block diagram
 - define all signals
 - write code



$$\text{number of flip flops} = 8$$

$$\text{because number of states} = 256$$

Note: in the flip flop, we just store the state of the circuit

```
module counter(
    input clk, reset,
    output [7:0] count
);
```

```
reg [7:0] NS, PS;
```

```
// flip flop
```

```
always @ (posedge clk)
```

```
begin
```

```
if (reset)
```

```
PS <= 8'b00000000
```

```
// same as PS <= 8'd0
```

```
else
```

```
PS <= NS
```

```
end
```

```
// combinational clk
```

```
always @(*)
```

```
begin
```

```
NS = PS + 1;
```

```
end
```

```
// finally, assigning the output
```

```
assign count = PS; // if we take count as wire
```

or *: some functionality

```
always @ (PS)
```

// if we take count as reg

```
begin
```

```
count = PS;
```

```
end
```

```
endmodule
```

- Note: we need to define NS and PS here because they should be 8bit each but by default size=1bit

Synchronous active high reset } \Rightarrow D flip flop