# **ELL201 Lab Project**

Name: Aditya Arya

Entry Number: 2021MT60958

Problem: To Design A Circuit To Generate Serial Sequence Based On Entry Number


For Entry Number of the form:

2021MT6X1X2X3X4: X3 = 5; X4 = 8


Hence the sequence: X3 % 8 = 5; X4 % 8 = 0; -> {1, 0, 1, 0, 0, 0}

## **State Diagram For The Finite State Machine:**

### **Mealy Machine-**



### **Moore Machine-**



### No of Flip Flops Needed:

No of states=6.

Let, no of flip flops=n.

No of states due to flip flops > No of states needed. i.e  $2^n > 6$ . => n=3.

## Assigning values to each state in the state diagram

The Idle state is So to begin with. The other states are S1, S2, S3, S4, and S5. S6 and S7 are the leftover states, where the machine outputs zero.

## **State Assignment**

So	000

S1	001
S2	010
S3	011
S4	100
S <sub>5</sub>	101

## **State Tables**

Q <sub>an</sub>	Q <sub>bn</sub>	Q <sub>cn</sub>	X	Q <sub>an+1</sub>	Q <sub>bn+1</sub>	Q <sub>cn+1</sub>	Υ	Da	D <sub>b</sub>	D <sub>c</sub>
O	0	0	o	0	0	0	0	0	0	0
0	0	0	1	0	0	1	1	0	0	1
0	0	1	0	0	1	0	0	0	1	0
O	0	1	1	0	1	0	o	0	1	0
O	1	O	o	0	1	1	1	0	1	1
O	1	O	1	0	1	1	1	0	1	1
0	1	1	o	1	0	0	o	1	0	0
0	1	1	1	1	0	0	0	1	0	0
1	0	0	0	1	0	1	0	1	0	1

1	0	0	1	1	0	1	0	1	0	1
1	0	1	o	0	0	0	o	0	0	0
1	0	1	1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0
1	1	1	o	0	0	0	o	0	0	O
1	1	1	1	0	0	0	0	0	0	0

# K-Maps

For D<sub>a</sub>

AB\CX	00	01	11	10
00	0	0	0	o
01	0	0	1	1
11	0	0	0	o

10	1	1	0	0

 $D_a = Q_a'Q_bQ_c + Q_aQ_b'Q_c'$ 

For  $D_{\text{b}}$ 

AB\CX	00	01	11	10
00	0	0	1	1
01	1	1	0	o
11	0	0	0	0
10	0	0	0	0

 $D_b = Q_a'Q'_bQ_c + Q'_aQ_bQ_c'$ 

# For D<sub>c</sub>

AB\CX	00	01	11	10
00	0	1	О	О
01	1	1	0	0

11	o	0	0	0
10	1	1	0	0

 $D_c = Q_a Q'_b Q'_c + Q'_a Q_b Q_c' + Q_a' Q_c' X$ 

For Y

AB\CX	00	01	11	10
00	o	1	o	0
01	1	1	0	o
11	0	0	0	o
10	0	0	0	0

 $Y = Q'_aQ_bQ'_c + Q_a'Q_c'X$ 

Verilog Implementation:

D Flip-Flop:

```
module d_ff(d,clk,reset,q);
       input d,clk,reset;
       output reg q;
       always @(posedge clk,negedge reset)
       begin
               if(reset==0)
               begin
                       q<=1;
               end
               else if(d==1)
               begin
                       q<=1;
               end
               else if(d==0)
               begin
                       q<=0;
               end
       end
endmodule
```

#### Finite State Machine:

```
module fsm(reset,clk,x,y);
         /*reg clk;*/
         input x, clk,reset;
         reg d2,d1,d0;
         wire [2:0] q;
         output y;
         assign y = (\sim q[2] \& q[1] \& \sim q[0]) |(\sim q[2] \& \sim q[0] \& x);
         d_ff dff2(d2,clk,reset,q[2]);
         d_ff dff1(d1,clk,reset,q[1]);
         d_ff dffo(do,clk,reset,q[o]);
         always @(negedge clk)
         begin
                   d2 = (\sim q[2] \& q[1] \& q[0])|(q[2] \& \sim q[1] \& \sim q[0]);
                   d1 = (-q[2] \& -q[1] \& q[0]) | (-q[2] \& q[1] \& -q[0]);
                   d0 = (\sim q[2] \& \sim q[0] \& x) |(\sim q[2] \& q[1] \& \sim q[0])|(q[2] \& \sim q[1] \& \sim q[0]);
         end
endmodule
```


#### **Output:**

```
VCD info: dumpfile sequence.vcd opened for output.
Time:
                         Oclk: 0, Input : 0, States : 0 0 0, Output: 0;
Time:
                         1clk: 1, Input : 1, States : 0 0 0, Output: 1;
Time:
                         2clk: 0, Input : 1, States : 0 0 1, Output: 0;
Time:
                         3clk: 1, Input : 1, States : 0 0 1, Output: 0;
Time:
                         4clk: 0, Input : 1, States : 0 1 0, Output: 1;
Time:
                         5clk: 1, Input : 1, States : 0 1 0, Output: 1;
Time:
                         6clk: 0, Input : 1, States : 0 1 1, Output: 0;
                         7clk: 1, Input : 1, States : 0 1 1, Output: 0;
Time:
Time:
                         8clk: 0, Input : 1, States : 1 0 0, Output: 0;
Time:
                         9clk: 1, Input : 1, States : 1 0 0, Output: 0;
                        10clk: 0, Input : 1, States : 1 0 1, Output: 0;
Time:
Time:
                        11clk: 1, Input: 1, States: 1 0 1, Output: 0;
Time:
                        12clk: 0, Input: 1, States: 0 0 0, Output: 1;
                        13clk: 1, Input : 1, States : 0 0 0, Output: 1;
Time:
Time:
                        14clk: 0, Input: 1, States: 0 0 1, Output: 0;
Time:
                        15clk: 1, Input : 0, States : 0 0 1, Output: 0;
Time:
                        16clk: 0, Input: 0, States: 0 1 0, Output: 1;
Time:
                        17clk: 1, Input: 0, States: 0 1 0, Output: 1;
Time:
                        18clk: 0, Input : 0, States : 0 1 1, Output: 0;
Time:
                        19clk: 1, Input: 0, States: 0 1 1, Output: 0;
Time:
                        20clk: 0, Input : 0, States : 1 0 0, Output: 0;
                        21clk: 1, Input: 0, States: 1 0 0, Output: 0;
Time:
Time:
                        22clk: 0, Input: 0, States: 1 0 1, Output: 0;
Time:
                        23clk: 1, Input: 0, States: 1 0 1, Output: 0;
Time:
                        24clk: 0, Input : 0, States : 0 0 0, Output: 0;
Time:
                        25clk: 1, Input : 0, States : 0 0 0, Output: 0;
```

#### **Testbench Waveform:**



## **Circuit Diagram:**



Where the Flip Flop Outputs are  $Q_A$ ,  $Q_B$ , and  $Q_C$  from the Left The External Inputs Correspond To X, Clk & External Output is Y