LecLabMeet-11-MIPS-vhdl


a walkthrough part-1

Sachin B. Patkar


EE-705-spring-sem-2020-21 VLSI Design Lab Thu-18-Feb-2021 The Instruction Format and Instruction Set Architecture for the 16-bit single-cycle MIPS are as follows:


Name				Fields	fpga4studer	nt.com Comments
Field size	3 bits	3 bits	3 bits	3 bits	4 bits	All MIPS-L instructions 16 bits
R- format	op	rs	rt	rd	funct	Arithmetic instruction format
I-format	op	rs	rt	Address/immediate		Transfer, branch, immediate format
J-format	op			target add	dress	Jump instruction format

Name	Format	Comments							
Name	Format	3 bits	3 bits	3 bits	3 bits	4 bits	Comments		
add	R	0	2	3	1	0	add \$1,\$2,\$3		
sub	R	0	2	3	1	1	sub \$1,\$2,\$3		
and	R	0	2	3	1	2	and \$1,\$2,\$3		
or	R	0	2	3	1	3	or \$1,\$2,\$3		
slt	R	0	2	3	1	4	slt \$1,\$2,\$3		
jr	R	0	7	0	0	8	jr \$7		
lw	I	4	2	1		7	lw \$1, 7 (\$2)		
sw	I	5	2	1	1	7	sw \$1, 7 (\$2)		
beq	I	6	1	2	7	1	beq \$1,\$2,7		
addi	I	7	2	1	7		addi \$1,\$2,7		
j	J	2		500		j 1000			
jal	J	3		50	0		jal 1000		
slti	I	1	2	1	7		slti \$1,\$2,7		




- 1. Add: R[rd] = R[rs] + R[rt]2. Subtract : R[rd] = R[rs] - R[rt]3. And: R[rd] = R[rs] & R[rt]4. Or : R[rd] = R[rs] | R[rt]6. **Jr: PC=R[rs]**
- 5. SLT: R[rd] = 1 if R[rs] < R[rt] else 0
- 7. Lw: R[rt] = M[R[rs] + SignExtImm]
- 8. Sw : M[R[rs]+SignExtImm] = R[rt]
- 9. Beq: if(R[rs]==R[rt]) PC=PC+1+BranchAddr 10. Addi: R[rt] = R[rs] + SignExtImm
- 11. J: PC=JumpAddr
- 12. Jal: R[7]=PC+2;PC=JumpAddr
- 13. SLTI: R[rt] = 1 if R[rs] < imm else 0 SignExtImm = { 9{immediate[6]}, imm
- $JumpAddr = \{ (PC+1)[15:13], address \}$
 - BranchAddr = { 7{immediate[6]}, immediate, 1'b0 }






- 1. Add: R[rd] = R[rs] + R[rt]2. Subtract : R[rd] = R[rs] - R[rt]3. And: R[rd] = R[rs] & R[rt]4. Or : R[rd] = R[rs] | R[rt]6. **Jr: PC=R[rs]**
- 5. SLT: R[rd] = 1 if R[rs] < R[rt] else 0
- 7. Lw: R[rt] = M[R[rs] + SignExtImm]
- 8. Sw : M[R[rs]+SignExtImm] = R[rt]
- 9. Beq: if(R[rs]==R[rt]) PC=PC+1+BranchAddr 10. Addi: R[rt] = R[rs] + SignExtImm
- 11. J: PC=JumpAddr
- 12. Jal: R[7]=PC+2;PC=JumpAddr
- 13. SLTI: R[rt] = 1 if R[rs] < imm else 0 SignExtImm = { 9{immediate[6]}, imm
- $JumpAddr = \{ (PC+1)[15:13], address \}$
 - BranchAddr = { 7{immediate[6]}, immediate, 1'b0 }



Based on the provided instruction set, the data-path and control unit are designed and implemented.

Control unit design:

Control signals											
Instruction	Instruction Reg ALU Dst Src			Reg Write	MemRead	Mem Write	Branc h	ALUOp	Jump		
R-type	1	0	0	1	0	0	0	00	0		
LW	0	1	1	1	1	0	0	11	0		
sw	0	1	0	0	0	1	0	11	0		
addi	0	1	0	1	0	0	0	11	0		
beq	0	0	0	0	0	0	1	01	0		
j	0	0	0	0	0	0	0	00	1		
jal	2	0	2	1	0	0	0	00	1		
slti	0	1	0	1	0	0	0	10	0		



Based on the provided instruction set, the data-path and control unit are designed and implemented.

Control unit design:

Control signals											
Instruction			Reg Write			Mem Branc Write h		Jump			
R-type	1	0	0	1	0	0	0	00	0		
LW	0	1	1	1	1	0	0	11	0		
sw	0	1	0	0	0	1	0	11	0		
addi	0	1	0	1	0	0	0	11	0		
beq	0	0	0	0	0	0	1	01	0		
j	0	0	0	0	0	0	0	00	1		
jal	2	0	2	1	0	0	0	00	1		
slti	0	1	0	1	0	0	0	10	0		

		ALU Control		
ALU op	Function	ALUcnt	ALU Operation	Instruction
11	xxxx	000	ADD	Addi,lw,sw
01	xxxx	001	SUB	BEQ
00	00	000	ADD	R-type: ADD
00	01	001	SUB	R-type: sub
00	02	010	AND	R-type: AND
00	03	011	OR	R-type: OR
00	04	100	slt	R-type: slt
10	xxxxxx	100	slt	i-type: slti

```
reg write dest: in std logic vector(2 downto 0);
reg_write_data: in std_logic_vector(15 downto 0); reg_read_addr_1: in std_logic_vector(2 downto 0);
reg_read_data_1: out std_logic_vector(15 downto 0); reg_read_addr_2: in std_logic_vector(2 downto 0);
reg read data 2: out std logic vector (15 downto 0)
end register file VHDL;
architecture Behavioral of register file VHDL is
  type reg_type is array (0 to 7) of std_logic_vector (15 downto 0);
  signal reg array: reg type;
begin
 process(clk,rst) begin if(rst='1') then .....
    elsif(rising edge(clk)) then
      if(reg write en='1') then
        reg array(to integer(unsigned(reg write dest))) <= reg write data;
      end if:
    end if:
 end process;
 reg_read_data_1 <= x'''0000" when reg_read_addr_1 = "000" else
                                                  reg_array(to_integer(unsigned(reg_read_addr_1)));
 reg_read_data_2 <= x"0000" when reg_read_addr_2 = "000" else
                                                  reg_array(to_integer(unsigned(reg_read_addr_2)));
end Behavioral;
```

entity register file VHDL is port (clk,rst: in std_logic; reg_write_en: in std_logic;

```
Instruction Memory: entity work. Instruction Memory VHDL
    port map ( pc=>pc_current, instruction => instr );
control: entity work.control unit VHDL
 port map (reset => reset, opcode => instr(15 downto 13),
  reg_dst => reg_dst, mem_to_reg => mem_to_reg,
  alu_op => alu_op, jump => jump, branch => branch, mem_read => mem_read,
  mem write => mem write, alu src => alu src,
  reg write => reg write, sign or zero => sign or zero );
reg write dest <= "111" when reg dst="10" else
    instr(6 downto 4) when reg dst="01" else instr(9 downto 7);
reg read addr 1 <= instr(12 downto 10); reg read addr 2 <= instr(9 downto 7);
register file: entity work.register file VHDL port map
                     (clk => clk, rst => reset, reg write en => reg write,
reg write dest => reg write dest, reg write data => reg write data,
reg read addr 1 => reg read addr 1, reg read data 1 => reg read data 1,
reg read addr 2 => reg read addr 2, reg read data 2 => reg read data 2);
read_data2 <= imm_ext when alu_src='1' else reg_read_data_2;
alu: entity work.ALU_VHDL port map (
 a => reg_read_data_1, b => read_data2,
```

alu_control => ALU_Control, alu_result => ALU_out, zero => zero_flag);

 $pc2 \le pc_current + x"0002";$

- -- as indicated during LecMeet-11 Thu-18-Feb21
- reg_write_dest is output of a 3-bit-wide 3-way multiplexerit chooses either instr(9 downto 7) (namely, the "rt" field of instruction)
 - -- or instr(6 downto 4) (namely, the "rd" field)
 - -- or "111" respectively for
 - -- the following settings of "reg_dst", namely "00", "01", "10"

```
reg_read_addr_1 <= instr(12 downto 10); -- "rs" field of instruction reg_read_addr_2 <= instr(9 downto 7); -- "rt" field of instruction
```

- -- this pair of 3-bit wide signals are used for selecting
- -- 2 registers from RegFile for read-out
- -- at the pair of 16-bit-wide output ports of the RegFile

We would need either sign-extended version of zero-extended version of "imm" field (i.e. instr(6 downto 0)) for I-format arithmetic (add/sub) or I-format logical-op instruction tmp1 <= (**others** => instr(**6**)); sign ext im <= tmp1 & instr(6 downto 0); zero ext im <= "0000000000"& instr(6 downto 0); imm_ext <= sign_ext_im when sign_or_zero='1' else zero_ext_im;

this sign/zero extended version of instr(6 downto 0) gets routed to the
 2nd input of ALU as an alternative to the 2nd 16-bit-wide output of RF


read_data2 <= imm_ext when alu_src='1' else reg_read_data_2;</pre>

```
-- PC of the MIPS Processor in VHDL
process(clk,reset) begin
   if (reset='1') then pc_current <= x"0000";
   elsif (rising_edge(clk)) then pc_current <= pc_next;
   end if;
end process;
-- PC + 2
pc2 <= pc_current + x"0002";</pre>
```


```
im shift 1 <= imm ext(14 downto 0) & '0'; -- immediate shift 1
no sign ext \leftarrow (not im shift 1) + x"0001";
PC beg \leq (pc2 - no sign ext) when im shift 1(15) = '1' else (pc2 + im shift 1);
beq_control <= branch and zero_flag; -- beq control
PC_4beq <= PC_beq when beq_control='1' else pc2; -- PC_beq
jump_shift_1 <= instr(13 downto 0) & '0'; -- jump shift left 1
PC i \le pc2(15) \& jump shift 1; -- PC i
PC_4beqi <= PC_i when jump = '1' else PC_4beq; -- PC_4beqi
PC ir <= reg read data 1; -- PC ir
pc next <= PC ir when (JRControl='1') else PC 4beqi; -- PC next
```


pc_out <= pc_current;</pre>

alu_result <= ALU_out;




			ofcode	(12	LF	49	1	rd=1 / 15=2	L - 2
	Name	Format	studen	t.com	Exampl	e (fuctor	Comments	t=3
	1	roimat	3 bits	3 bits	3 bits	3 bits	4 bits	omments	
	add	R	000	2010	0113	(0)	0	add \$1,\$2,\$3	
	sub	R	000	2010	000011	001	(1)	sub(\$1)\$2,\$3	
1	and	R	0	2	3	ì	2	and \$1,\$2,\$3	
	or	R	0	2	3	1	3	or \$1,\$2,\$3	
	slt	R	0	2	3	1	4	slt \$1,\$2,\$3	
	jr	R	0	7	0	0	8	jr \$7	
	lw	I	4	2	1		7	lw \$1, 7 (\$2)	
	sw	I	5	2	1	7	7	sw \$1, 7 (\$2)	
	beq	I	6	1	2	7	7	beq \$1,\$2, 7	
	addi	I	7	2	1	7	1	addi \$1,\$2,7	
	j	J	2		50	00		j 1000	
	jal	J	3		50	0		jal 1000	
	slti	I	1	2	1	7	1	slti \$1,\$2,7	






```
5. SLT: R[rd] = 1 if R[rs] < R[rt] else 0
6. Jr: PC=R[rs]
7. Lw: R[rt] = M[R[rs] + SignExtImm]
8. Sw : M[R[rs] + SignExtImm] = R[rt]
                                                                  SIP
9. Beq: if(R[rs]==R[rt]) PC=PC+1+BranchAddr
10. Addi: R[rt] = R[rs] + SignExtImm
11. J: PC=JumpAddr
12. Jal: R[7]=PC+2;PC=JumpAddr
13. SLTI: R[rt] = 1 if R[rs] < imm else 0
    SignExtImm = \{9\{immediate[6]\}, imm\}
   JumpAddr = \{ (PC+1)[15:13], address \}
```

BranchAddr = { 7{immediate[6]}, immediate, 1'b0 }





```
entity register file VHDL is port ( clk,rst: in std_logic; reg write en: in std_logic;
reg write dest: in std logic vector(2 downto 0);
reg_write_data: in std_logic_vector(15 downto 0); reg_read_addr_1; in std_logic_vector(2 downto 0);
reg read data 1: but std logic vector(15 downto 0); reg read addit 2: in std logic vector(2 downto 0);
reg read data 2: out std logic vector(15 downto 0)
end register_file VMQL:
architecture Behavioral of register_file_VHDL is
  type reg_type is array (0 to 7) of std_logic_vector (15 downto 0);
  signal reg array: reg type;
begin
 process(clk,rst) begin if(rst='1') then .....
    elsif(rising_edge(clk)) then
      if(reg write en='1') then
        reg_array(to_integer(unsigned(reg_write_dest))) <= reg_write_data;
      end if:
    end if:
 end process;
 reg read data 1 <= x"0000" when reg read addr 1 = "000" else
                                                    reg array(to integer(unsigned(reg read addr 1)));
 reg read data 2 <= x"0000" when reg read addr 2 = "000" else
                                                    reg_array(to_integer(unsigned(reg_read_addr_2)));
end Rehavioral
```




- 6. Jr: PC=R[rs]
- 7. Lw: R[rt] = M[R[rs] + SignExtImm]
- 8. Sw : M[R[rs] + SignExtImm] = R[rt]
- 9. Beq: if(R[rs]==R[rt]) PC=PC+1+BranchAddr
- 10. Addi: R[rt] = R[rs] + SignExtImm)
- 11. J: PC=JumpAddr
- 12. Jal: R[7]=PC+2;PC=JumpAddr
- 13. SLTI: R[rt] = 1 if R[rs] < imm else 0.
- SignExtImm = { 9{immediate[6]}, imm

 $JumpAddr = \{ (PC+1)[15:13], address \}$









```
Transcript
  國•6日本國 | 《 中華 2010 - 八 計
# 18-02-2021 13:29
                       <DIR>
                                       work
                 3 File(s)
                                   26,372 bytes
                 3 Dir(s) 140,959,760,384 bytes free
VSIM 15> vcom cpu f4s.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
# Start time: 14:55:17 on Feb 18,2021
# vcom -reportprogress 300 cpu f4s.vhdl
  -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std logic 1164
  -- Loading package NUMERIC SID
# -- Compiling entity Data Memory VHDL
  -- Compiling architecture Behavioral of Data Memory VHDL
  -- Loading package std logic arith
# -- Loading package STD LOGIC SIGNED
  - Compiling entity ALU VHDL
  -- Compiling architecture Behavioral of ALU VHDL
# -- Compiling entity ALU Control VHDL
# -- Compiling architecture Behavioral of ALU Control VHDL
  -- Compiling entity register file VHDL
♦ -- Compiling architecture Behavioral of register file VHDL
  -- Compiling entity control_unit_VHDL
  -- Compiling architecture Behavioral of control unit VHDL
  -- Compiling entity Instruction Memory VHDL
  -- Compiling architecture Behavioral of Instruction Memory VHDL
 -- Compiling entity MIPS_VMDL
-- Compiling architecture aphavioral of MIPS_VMDL
  -- Loading entity Instruction Memory VHDL
  -- Loading entity control unit VHDL
  -- Loading entity register file VHDL
# -- Loading entity ALU Control VMDL
  -- Loading entity ALU VHDL
  -- Loading entity Data Memory VHDL
# -- Compiling entity to MIPS VHDL
# -- Compiling architecture behavior of th MIPS VHDL
# End time: 14:55:17 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
V504 17>
```

```
File Edit View Bookmarks Window Help
Transcript =
 -- Compiling entity register file VHDL
  -- Compiling architecture Behavioral of register file VHDL
  -- Compiling entity control unit VMDL
  -- Compiling architecture Behavioral of control unit VHDL
# -- Compiling entity Instruction Memory VHDL
# -- Compiling architecture Behavioral of Instruction Memory VHDL
 -- Compiling entity MIPS VHDL
 -- Compiling architecture Behavioral of MIPS VHDL
# -- Loading entity Instruction Memory VHDL
  -- Loading entity control unit VHDL
# -- Loading entity register file VHDL
# -- Loading entity ALU Control VHDL
# -- Loading entity ALU VHDL
# -- Loading entity Data Memory VHDL
# -- Compiling entity tb_MIPS_VHDL
# -- Compiling architecture behavior of th MIPS VHDL
# End time: 14:55:17 on Feb 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
VSIM 17> vsim tb MIPS VHDL
# End time: 14:56:15 on Feb 18,2021, Elapsed time: 1:25:27
# Errors: 0, Warnings: 26
# vaim to MIPS VHDL
# Start time: 14:56:15 on Feb 18,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std logic 1164(body)
# Loading work.tb_mips_vhdl(behavior)
# Loading ieee.std logic arith(body)
# Loading ieee.std logic signed(body)
# Loading ieee.numeric std(body)
# Loading work.mips vhdl(behavioral)
# Loading work.instruction memory vhdl(behavioral)
# Loading work.control unit vhdl(behavioral)
# Loading work, register file vhdl(behavioral)
# Loading work, alu control vhdl (behavioral)
# Loading work.alu vhdl(behavioral)
# Loading work.data memory vhdl(behavioral)
VSIM 18>
```



		1	/HDL	code for M	IPS Proce	sso	675.000 ns
Name	Value	0 ns	l	200 ns	400 ns	600 ns	
pc_current[15:0]	000e	0000	→	♦ ○	∞ ∞ ∞ ∞	₩	0
▼ 🚾 reg_array[0:7]	[0001,0000,0003,	[0001,0002	2	XIOXXIOXXIOXX	(0XX(0XX(0XX(0XX	(0XXX	(0000,000
▶ ■ [0]	0001			0001			X
▶ 11 [1]	0000	0002	\sim	000		\longrightarrow X	0000
► 12]	0003				0003		
▶ ■ [3]	000ъ	0004	(0)(0001	0002 (0003 (0004)(0005)	0006 (0007 (0008 (0009	000a	000Ь
▶ ¶ [4]	003e		0005 X	0006 (0008 (000b (000f)(0014 \(001a \)(0021 \(0029 \)(0032 X	003
▶ ■ [5]	0006				0006		
▶ ■ [6]	0007		pga4	student.co	0007		
► ■ 71	0008				0008		in the second
la cik	1		nnannanna			nnnnn	
▶ ■ mem_access_addr[15:0]	0000	0004	No commence	0	\		0000
▶ ■ mem_write_data[15:0]	0000	0004	- XXXXX			#(X)	0000
1 mem_write_en	0						
1 mem_read	0						
mem_read_data[15:0]	0000				0000		
Ua i	80000000				80000000		



To Be Continued (and revisited)