


[HOME](#)[SCORE CARD](#)[TIME MANAGEMENT](#)[QUESTIONS REPORT](#)[SOLUTION](#)[COMPARE YOUR SELF](#)[MY TEST](#)[BOOKMARKS](#)[MY PROFILE](#)[REPORTS](#)[BUY PACKAGE](#)[NEWS](#)[Ask an Expert](#)

### Solution Report For Digital Logic-1

Represent whole test solution with correct and incorrect answers.

[View Your Test Analysis](#)**Q. No****Question Status****Q.1**

In the circuit shown below, the propagation delay of each NOT gate is 2 nsec (2 nano sec), then the time period of generated square wave is –



- a. 10 nsec
- b. 14 nsec
- c. 18 nsec
- d. 20 nsec

Not Attempt | Correct Ans. | **d**

[FAQ?](#)[Have any doubt?](#)[bookmark](#)

### Solution. 1

(d)

$$\begin{aligned}
 N &= 5, \\
 t_{pd} &= 2 \text{ nsec} \\
 T &= 2 N t_{pd} \\
 \Rightarrow T &= 2 \times 5 \times 2 \times 10^{-9} \\
 &= 20 \text{ nsec}
 \end{aligned}$$

Q.2

The minimal logic expression corresponding to the K-map shown below is

YZ \ WX	00	01	11	10
00			1	
01	1	1	1	
11		1	1	1
10		1		

a.  $XZ$ b.  $\bar{W}X\bar{Y} + \bar{W}YZ + W\bar{Y}Z + WXY$ c.  $\bar{W}X\bar{Y} + \bar{W}YZ + W\bar{Y}Z + WXY$ d.  $XZ + \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$ 

Attempt **Correct** Correct Ans. **b**

[FAQ?](#)

[Have any doubt?](#)

[bookmark](#)

### Solution. 2


(b)

YZ \ WX	00	01	11	10
00			1	
01	1	1	1	
11		1	1	1
10		1		

$$Z = \bar{W}X\bar{Y} + WXY + \bar{W}YZ + W\bar{Y}Z$$

Q.3

The output of the given 4 : 1 MUX will be



- a.  $\Sigma m(1, 2, 3, 6)$
- b.  $\Sigma m(2, 4, 5, 7)$
- c.  $\Sigma m(1, 3, 4, 7)$
- d.  $\Sigma m(1, 2, 6, 7)$

Attempt Correct Correct Ans. a

FAQ?

Have any doubt?

bookmark


### Solution. 3

(a)

$$\begin{aligned}
 Y &= \bar{S}_0 \bar{S}_1 I_0 + S_0 \bar{S}_1 I_1 + \bar{S}_0 S_1 I_2 + S_0 S_1 I_3 \\
 &= \bar{A} \bar{B} C + \bar{A} B \cdot 1 + A \bar{B} \cdot 0 + A B \cdot \bar{C} \\
 &= \bar{A} \bar{B} C + \bar{A} B \cdot (C + \bar{C}) + A B \bar{C} \\
 &= \bar{A} \bar{B} C + \bar{A} B C + \bar{A} B \bar{C} + A B \bar{C} \\
 &\approx 001, 011, 010, 110 \\
 f(A, B, C) &= \Sigma m(1, 2, 3, 6)
 \end{aligned}$$

Q.4

A 4-bit Down counter is used to control the output of the multiplexer as shown in figure. The counter is initially at  $(1111)_2$ , then the output of the multiplexer will follow the sequence –



- $I_7, 0, I_6, 0, I_5, 0 \dots$
- $I_7, 0, 0, I_6, 0, 0, I_5 \dots$
- $I_7, I_6, I_5, I_4, I_3 \dots$
- $I_7, I_6, 0, 0, I_5, I_4, 0, 0 \dots$

Not Attempt Correct Ans. d

FAQ?

Have any doubt?

bookmark

Solution. 4

(d)

Counter output =

	$S_2$ $A_3$	$S_1$ $A_2$	$E$ $A_1$	$S_0$ $A_0$		
1 <sup>st</sup> clock	1	1	1	1	-15	$I_7$
2 <sup>nd</sup>	1	1	1	0	-14	$I_6$
3 <sup>rd</sup>	1	1	0	1	-13	0
4 <sup>th</sup>	1	1	0	0	-12	0
5 <sup>th</sup>	1	0	1	1	-11	$I_5$
6 <sup>th</sup>	1	0	1	0	-10	$I_4$

For 1<sup>st</sup> and 2<sup>nd</sup> clock pulses, enable is 1

	$S_2$	$S_1$	$S_0$	
1 <sup>st</sup> clock pulse –	1	1	1	→ $1_7$
2 <sup>nd</sup> clock pulse –	1	1	0	→ $1_6$

For 3<sup>rd</sup> and 4<sup>th</sup> clock pulse, enable is 0,

So,  $Y$  is 0

**Q.5**

Consider the following boolean expression:

$$F = [x + z \{\bar{y} + (\bar{z} + xy)\}] [\{\bar{x} + z(x + y)\}] = 1$$

If  $x = 1$  in above expression then the value of  $z$  is \_\_\_\_\_.

Attempt : Correct Correct Ans. : 1

FAQ?

Have any doubt?

bookmark

### Solution. 5

1

Given boolean expression

$$[x + z \{\bar{y} + (\bar{z} + x\bar{y})\}][\{\bar{x} + z(x + y)\}] = 1$$

put  $x = 1$  and  $\bar{x} = 0$


$$\underbrace{[1 + z \{\bar{y} + (\bar{z} + \bar{y})\}]}_1 \underbrace{[0 + z(1 + y)]}_z = 1$$

So minimum expression is  $[1][z(1)] = 1$

Then to satisfy equation  $z$  must be 1.

Q.6

The number of minimum terms of the following function  $F$  which is implemented by MUX \_\_\_\_\_.



Attempt : **Incorrect**

Your Ans. : **2**

Correct Ans. : **5**

[FAQ?](#)

[Have any doubt?](#)

[bookmark](#)

### Solution. 6

5

$$F = \bar{A}\bar{B} \cdot 0 + \bar{A}B \cdot 1 + A\bar{B}\bar{C} + AB \cdot 1$$

$$= \bar{A}B + A\bar{B}\bar{C} + AB$$

$$= \Sigma m(2, 3, 4, 6, 7)$$

Q.7

Total number of AND gates present inside a 6-bit carry look ahead generator circuit is \_\_\_\_\_

Attempt **Correct** Correct Ans. **21**[FAQ?](#)[Have any doubt?](#)[bookmark](#)

### Solution. 7

21

Total AND gates for a n-bit carry look ahead generator is  $1 + 2 + 3 + 4 + \dots + n = \frac{n(n+1)}{2}$

Here  $n = 6$

$$\therefore \text{Total AND gates} = \frac{6 \times 7}{2} = 21$$

Q.8


Consider the Boolean function  $f(A,B,C,D) = \sum m(0, 1, 2, 5, 7, 8, 10, 12, 14, 15)$ . Function is having how many number of essential prime implicants?

- a. 2
- b. 3
- c. 4
- d. 5

Attempt **Incorrect** Your Ans. **c** Correct Ans. **a**[FAQ?](#)[Have any doubt?](#)[bookmark](#)

### Solution. 8

(a)



EPI = Essential Prime Implicant [which cover a minterm not covered by any other prime implicant]  
 NEPI = Non Essential Prime Implicant. Number of EPI's = 2, number of NEPI's = 5.

Q.9

The Boolean function can be expressed in canonical SOP and POS forms. So, for  $Y = A\bar{B} + B\bar{C}$ , the SOP and POS forms will be –

- $Y = \Sigma(0, 2, 4, 6); Y = \pi(1, 3, 7)$
- $Y = \Sigma(1, 2, 5, 7); Y = \pi(0, 3, 4, 6)$
- $Y = \Sigma(2, 4, 5, 6); Y = \pi(0, 1, 3, 7)$
- $Y = \Sigma(1, 2, 4, 5); Y = \pi(0, 3, 6)$

Attempt : Correct Correct Ans. : c

FAQ?

Have any doubt?

bookmark



### Solution. 9

(c)

Plotting the K-map for  $Y = A\bar{B} + B\bar{C}$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	0	1	3	1 <sub>2</sub>
$A$	1 <sub>4</sub>	1 <sub>5</sub>	7	1 <sub>6</sub>

So,  $\Sigma m(2, 4, 5, 6) = \text{SOP}$   
 $\Sigma \pi(0, 1, 3, 7) = \text{POS}$

Q.10

A half adder is implement with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2  $\mu\text{sec}$ . A 4-bit ripple carry binary adder is implemented by using full adders. The total propagation delay of this 4-bit binary adder is

- a. 19  $\mu\text{sec}$
- b. 19.2  $\mu\text{sec}$
- c. 12  $\mu\text{sec}$
- d. 38.4  $\mu\text{sec}$

Attempt ..... **Incorrect**

Your Ans. .... **b** .....

Correct Ans. .... **c** .....

..... ? **FAQ?** .....


..... ? **Have any doubt?** .....

..... 🌟 **bookmark**

### Solution. 10

(c)


For one full Adder :



The propagation delay of AND / OR gate  $t_{pd} = 1.2 \mu \text{ sec}$ .

The propagation delay of EX-OR gate  $2t_{pd} = 2.4 \mu \text{ sec}$ .

- Binary Adder external inputs are available to all HA1's simultaneously.
- First HA1 output of all full adders are available simultaneously with delay of  $2.4 \mu \text{ sec}$  (i.e.,  $2t_{pd}$ ).
- Carry generate from previous Full adder is passing only through HA2 of next full adder.
- The delay of LSB full adder =  $4t_{pd}$ .
- The 4 bit ripple carry binary delay:




$$= 4t_{pd} + 2t_{pd} + 2t_{pd} + 2t_{pd} = 10t_{pd}$$

$$= 10 \times 1.2 \mu \text{ sec} = 12 \mu \text{ sec}$$

Q.11

What will be the output of multiplexer shown below –



a.  $A \oplus D$

b.  $A \odot D \odot B$

c.  $A + D + \bar{B}$

d.  $A \cdot D$

Attempt : Correct Correct Ans. : a

FAQ?

Have any doubt?

bookmark

### Solution. 11

(a)

For 1st  $4 \times 1$  MUX –

$$X_1 = \bar{A}\bar{B} \cdot 1_B + \bar{A}B \cdot 1 + A\bar{B} \cdot 0 + AB \cdot 0$$

$\Rightarrow$

$$= \bar{A}\bar{B} + \bar{A}B = \bar{A}(B + \bar{B}) = \bar{A}$$

For 2<sup>nd</sup>  $4 \times 1$  MUX –

$$Y = \bar{D}\bar{0} \cdot A + \bar{D} \cdot 0 \cdot 0 + D\bar{0} \cdot X_1 + D \cdot 0 \cdot 0$$

$$= \bar{D} \cdot 1 \cdot A + D \cdot 1 \cdot \bar{A} = A \oplus D$$

Q.12

Match List-I with List-II and select the correct answer using the codes given below the lists:

**List-I**

- A.**  $(A \oplus B) \oplus (B \oplus C)$   
**B.**  $AB + \bar{A}C + BC$   
**C.**  $(A \odot B) \odot (B \odot C)$   
**D.**  $A + (B \odot C)$

**List-II**

- 1.**  $(A \odot C)$   
**2.**  $(A + B) \odot (A + C)$   
**3.**  $AB + \bar{A}C$   
**4.**  $(A \oplus C)$   
**5.**  $\bar{A}B \oplus AC$

**Codes**

	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>
(a)	4	3	1	2
(b)	3	4	1	2
(c)	2	3	1	2
(d)	4	3	5	2

- a. a  
 b. b  
 c. c  
 d. d

**Attempt** **Correct** **Correct Ans.** **a**

[FAQ?](#)

[Have any doubt?](#)

[bookmark](#)

## Solution. 12

(a)

$$(A \oplus B) \oplus (B \oplus C)$$

$$\Rightarrow (\overline{A \oplus B})(B \oplus C) + (A \oplus B)(\overline{B \oplus C})$$

$$\Rightarrow (AB + \overline{A}\overline{B})(\overline{A}B + A\overline{B}) + (\overline{A}B + A\overline{B})(BC + \overline{B}\overline{C})$$

$$\Rightarrow AB\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}\overline{C}$$

$$\Rightarrow \overline{A}C(B + \overline{B}) + A\overline{C}(B + \overline{B})$$

$$(\overline{A}C + A\overline{C}) = A \oplus C$$

(A) matches with (4)

$$AB + \overline{A}C + BC = AB + \overline{A}C$$

This is consensus law in XOR algebra.

(C) matches with (1)

(B) matches with (3)

$$A + (B \odot C) = \frac{(A + B) \odot (A + C)}{\text{Follows distributive law}}$$

(D) matches with (2)

**Q.13**

The maximum number of Boolean expressions that can be formed for the function  $f(x, y, z)$  satisfying the relation  $f(\overline{x}, y, \overline{z}) = f(x, y, z)$  is \_\_\_\_\_.

Not Attempt Correct Ans. 16

[FAQ?](#)

[Have any doubt?](#)

[bookmark](#)

**Solution. 13**

16

For every combination of  $x, y, z$  the function value remains same for input  $\bar{x}, y, \bar{z}$ .

$x$	$y$	$z$	$f(x, y, z) = f(\bar{x}, y, \bar{z})$
0	0	0	} either 0 or 1
1	0	1	
0	0	1	} either 0 or 1
1	0	0	
0	1	0	} either 0 or 1
1	1	1	
0	1	1	} either 0 or 1
1	1	0	

Effectively there are only four rows for the truth table of the function  $f(x, y, z)$ .

$\therefore$  Total Boolean expressions possible is  $2^4 = 16$ .

Q.14

How many numbers of 8 : 1 MUX is required to implement 256 : 1 MUX ?

Attempt

Incorrect

Your Ans.

32

Correct Ans.

37

FAQ?

Have any doubt?

bookmark

Solution. 14

37

$$\text{Number of MUX} = \frac{256}{8} = 32 \Rightarrow \frac{32}{8} = 4$$

$\Rightarrow$

$$\frac{4}{8} = 1$$

$$\text{Total} = 32 + 4 + 1 = 37$$

Q.15

A Boolean function of two variables  $X$  and  $Y$  is defined as follows:

$$f(0, 0) = f(0, 1) = f(1, 1) = 1 \text{ and } f(1, 0) = 0$$

Assume complement of  $X$  and  $Y$  are not available, then the minimum cost solution for implement  $f$  using 2 input Nand gate and 2 input OR gate is (Total cost) \_\_\_\_\_. (Let each 2 input OR or Nand gate have 2 unit cost).

Attempt ..... Correct Correct Ans. .... 4 .....

FAQ?

Have any doubt?

bookmark

### Solution. 15

4

The Boolean function of two variables  $X$  and  $Y$  are


$$f(0, 0) = f(0, 1) = f(1, 1) = 1 \text{ and } f(1, 0) = 0$$

Truth table is:

$X$	$Y$	$F$
0	0	1
0	1	1
1	0	0
1	1	1

$$\begin{aligned} \text{Function } f \text{ boolean expression is } &= \bar{X}\bar{Y} + \bar{X}Y + XY \\ &= \bar{X} + XY \\ &= \bar{X} + Y \end{aligned}$$


Since function implement using 2 input Nand gate or OR gate



So total cost = (2 + 2) unit = 4 unit.

Q.16

Consider the digital circuit shown below. What will be the output  $Y$ , if the number  $B_3 B_2 B_1 B_0 = 0101$



Not Attempt Correct Ans. 1

FAQ?

Have any doubt?

bookmark

### Solution. 16

1

Addend will be = 1010

$$S_3 S_2 S_1 S_0 = 1010 + A_3 A_2 A_1 A_0 + C_{in}$$

$$= 1010 + 1001$$

$$= 0011 \quad (C_4 = 1)$$

$$AB = 00$$

and  $E = C_4 = 1$

So,  $Y = 1$



--	--