



HOME

SCORE CARD

TIME MANAGEMENT

**QUESTIONS REPORT** 

SOLUTION

COMPARE YOUR SELF

MY TEST

**BOOKMARKS** 

MY PROFILE

<u>\*</u>=

### **Solution Report For Digital Logic-1**

Represent whole test solution with correct and incorrect answers.


View Your Test Analysis

**REPORTS** 

**BUY PACKAGE** 

**NEWS** 

Ask an Expert



- a. 10 nsec
- b. 14 nsec
- c. 18 nsec
- d. 20 nsec

Not Attempt | Correct Ans. | d


- **9** FAQ?
- Have any doubt?
- bookmark

### Solution, 1

(d)

$$N = 5$$
,  
 $t_{pd} = 2 \text{ nsec}$   
 $T = 2 N t_{pd}$   
 $T = 2 \times 5 \times 2 \times 10^{-9}$   
 $= 20 \text{ nsec}$ 

Q.2 The minimal logic expression corresponding to the *K*-map shown below is




- a. XZ
- $_{\rm b.} \ \overline{W} X \overline{Y} + \overline{W} Y Z + W \overline{Y} Z + W X Y$
- c.  $\overline{W}X\overline{Y} + \overline{W}YZ + W\overline{Y}Z + WX\overline{Y}$
- $XZ + \overline{W}YZ + \overline{W}X\overline{Y} + WXY + W\overline{Y}Z$

Attempt | Correct Ans. | b

- FAQ?
- Have any doubt?
- bookmark


# Solution. 2

(b)



$$Z = \overline{W}X\overline{Y} + WXY + \overline{W}YZ + W\overline{Y}Z$$

Q.3 The output of the given 4 : 1 MUX will be



- a. Σm (1,2, 3, 6)
- b. Σm (2, 4, 5, 7)
- c. Σm (1,3, 4, 7)
- d. Σm (1,2, 6, 7)

Attempt | Correct Ans. | a

- FAQ?
- Have any doubt?

#### bookmark

Solution. 3

(a)

$$Y = \overline{S}_0 \overline{S}_1 I_0 + S_0 \overline{S}_1 I_1 + \overline{S}_0 S_1 I_2 + S_0 S_1 I_3$$

$$= \overline{ABC} + \overline{AB} \cdot 1 + A\overline{B} \cdot 0 + AB \cdot \overline{C}$$


$$= \overline{ABC} + \overline{AB} \cdot (C + \overline{C}) + AB\overline{C}$$

$$= \overline{ABC} + \overline{ABC} + \overline{ABC} + AB\overline{C}$$

$$\approx 001, 011, 010, 110$$

$$f(A,B,C) = \Sigma m (1,2,3,6)$$

Q.4 A 4-bit Down counter is used to control the output of the multiplexer as shown in figure. The counter is initially at (1111)<sub>2</sub>, then the output of the multiplexer will follow the sequence –



- a.  $I_7$ , 0,  $I_6$ , 0,  $I_5$ , 0 ...
- b.  $I_7$ , 0, 0,  $I_6$ , 0, 0,  $I_5$  ...
- c.  $I_7$ ,  $I_6$ ,  $I_5$ ,  $I_4$ ,  $I_3$  ...
- $I_7, I_6, 0, 0, I_5, I_4, 0, 0 \dots$

Not Attempt | Correct Ans. | d

- FAQ?
- Have any doubt?
- bookmark

Solution. 4

(d)

Counteroutput =

For 1st and 2nd clock pulses, enable is 1

 $S_2$   $S_1$   $S_0$  $1^{st}$  clock pulse - 1 1 1  $\rightarrow$  1<sub>7</sub>  $2^{\text{nd}}$  clock pulse - 1 1 0  $\rightarrow$  1<sub>6</sub> For 3<sup>rd</sup> and 4<sup>th</sup> clock pulse, enable is 0, So. Y is 0

Q.5 Consider the following boolean expression:

$$F = \left[x + z\left\{\overline{y} + (\overline{z} + x\overline{y})\right\}\right] \left[\left\{\overline{x} + z(x + y)\right\}\right] = 1$$

If x = 1 in above expression then the value of z is \_\_\_\_\_.

Attempt Correct Correct Ans. 1

Solution, 5

Given boolean expression

$$[x+z\{\overline{y}+(\overline{z}+x\overline{y})\}][\{\overline{x}+z(x+y)\}]=1$$


put 
$$x = 1$$
 and  $\overline{x} = 0$ 

$$\underbrace{\left[1+z\left\{\overline{y}+\left(\overline{z}+\overline{y}\right)\right\}\right]}_{1}\underbrace{\left[0+z(1+y)\right]}_{z}=1$$

So minimum expression is [1][z([1]] = 1]

Then to satisfy equation z must be 1.

Q.6 The number of minimum terms of the following function F which is implemented by MUX \_\_\_\_\_.



Attempt Incorrect Your Ans. 2 Correct Ans. 5

**?** FAQ? **!** Have any doubt?

bookmark

## Solution. 6

5

$$F = \overline{AB} \cdot 0 + \overline{AB} \cdot 1 + A\overline{B}\overline{C} + AB \cdot 1$$

$$= \overline{A}B + A\overline{B}\overline{C} + AB$$

$$= \Sigma m (2, 3, 4, 6, 7)$$

Q.7 Total number of AND gates present inside a 6-bit carry look ahead generator circuit is

Attempt Correct Correct Ans. 21

- Have any doubt? **9** FAQ?
- bookmark 🙀

Solution, 7

21

Total AND gates for a n-bit carry look ahead generator is  $1 + 2 + 3 + 4 + ... + n = \frac{n(n+1)}{2}$ 


Here n = 6

- Total AND gates =  $\frac{6 \times 7}{2}$  = 21
- Q.8 Consider the Boolean function f(A,B,C,D) =  $\Sigma m$  (0, 1, 2, 5, 7, 8, 10, 12, 14, 15). Function is having how many number of essential prime implicants?
  - a. 2
  - b. 3
  - c. 4
  - d. 5

- Attempt Incorrect Your Ans. c Correct Ans. a PAQ? Pave any doubt? shookmark

Solution. 8

(a)



EPI = Essential Prime Implicant [which cover a minterm not covered by any other prime implicant NEPI = Non Essential Prime Implicant. Number of EPI's = 2, number of NEPI's = 5.

Q.9 The Boolean function can be expressed in canonical SOP and POS forms. So, for  $Y = A\bar{B} + B\bar{C}$ , the SOP and POS forms will be -

$$Y = \Sigma(0, 2, 4, 6); Y = \pi(1, 3, 7)$$

<sub>b.</sub> 
$$Y = \Sigma (1, 2, 5, 7); Y = \pi (0, 3, 4, 6)$$

$$Y = \Sigma (2, 4, 5, 6); Y = \pi (0, 1, 3, 7)$$
 c.

$$Y = \Sigma (1, 2, 4, 5); Y = \pi (0, 3, 6)$$

Attempt Correct Correct Ans. c


**?** FAQ? **?** Have any doubt?

bookmark

### Solution. 9

(c)

Plotting the K-map for  $Y = A\overline{B} + B\overline{C}$ 



So,  $\Sigma m(2, 4, 5, 6) = SOP$  $\Sigma \pi (0, 1, 3, 7) = POS$ 

Q.10

A half adder is implement with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 usec. A 4-bit ripple carry binary adder is implemented by using full adders. The total propagation delay of this 4-bit binary adder is

- a. 19 µsec
- b. 19.2 µsec
- c. 12 µsec
- d. 38.4 µsec

Attempt Incorrect Your Ans. b Correct Ans. c

**₽** FAQ?


• Have any doubt?

bookmark

Solution. 10

(c)


For one full Adder:



The propagation delay of AND / OR gate  $t_{\rm pd}$  = 1.2  $\mu$  sec.


The propagation delay of EX-OR gate  $2t_{pd} = 2.4 \mu \text{ sec.}$ 

- Binary Adder external inputs are available to all HA1's simultaneously.
- First HA1 output of all full adders are available simultaneously with delay of 2.4 μsec (i.e., 2t<sub>pd</sub>).
- · Carry generate from previous Full adder is passing only through HA2 of next full adder.
- The delay of LSB full adder = 4t<sub>pd</sub>.
- The 4 bit ripple carry binary delay:



Q.11

What will be the output of multiplexer shown below -



- a. *A* ⊕ *D*
- $b. A \odot D \odot B$
- c.  $A + D + \overline{B}$
- d. A . D

Attempt Correct Correct Ans. a

- **?** FAQ? **?** Have any doubt?
  - ot? 🙀 bookmark

## Solution. 11

(a)

For 1st 4 x 1 MUX -

$$X_1 = \overline{A}\overline{B} \cdot 1_B + \overline{A}B \cdot 1 + A\overline{B} \cdot 0 + AB \cdot 0$$

 $\Rightarrow$ 

$$= \overline{A}\overline{B} + \overline{A}B = \overline{A}(B + \overline{B}) = \overline{A}$$

For  $2^{nd} 4 \times 1 MUX -$ 

$$Y = \overline{D} \, \overline{0} \cdot A + \overline{D} \cdot 0 \cdot 0 + D \overline{0} \cdot X_1 + D \cdot 0 \cdot 0$$

$$= \overline{D} \cdot 1 \cdot A + D \cdot 1 \cdot \overline{A} = A \oplus D$$

Q.12

Match List-I with List-II and select the correct answer using the codes given below the lists:

#### List-I

- **A.**  $(A \oplus B) \oplus (B \oplus C)$
- B.  $AB + \overline{A}C + BC$
- **C.** (A ⊙ B) ⊙ (B ⊙ C)
- **D.**  $A + (B \odot C)$

#### Codes

В

D

- (b)
- 5
  - a. a
- b. b
- C. C
- d. d

- List-II
- 1. (A ⊙ C)
- 2. (A + B) ⊙ (A + C)
- 3. AB + AC
- **4.** (A ⊕ C)
- 5. ĀB ⊕ AC

Attempt Correct Correct Ans. a

## Solution. 12

(a)

 $(A \oplus B) \oplus (B \oplus C)$ 

- $\Rightarrow$   $(\overline{A \oplus B})(B \oplus C) + (A \oplus B)(\overline{B \oplus C})$
- $(AB + \overline{AB})(A\overline{BC} + B\overline{C}) + (\overline{AB} + A\overline{B})(BC + \overline{BC})$
- $AB\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}\overline{C}$
- $\Rightarrow \overline{A}C(B+\overline{B})+A\overline{C}(B+\overline{B})$

$$(\overline{A}C + A\overline{C}) = A \oplus C$$

(A) matches with (4)

$$AB + \overline{A}C + BC = AB + \overline{A}C$$

This is concensus law in XOR algebra.

- (C) matches with (1)
- (B) matches with (3)

$$A + (B \odot C) = \underbrace{(A + B) \odot (A + C)}_{\text{Follows distributive law}}$$

(D) matches with (2)

Q.13

The maximum number of Boolean expressions that can be formed for the function f(x, y, z) satisfying the relation  $f(\overline{x}, y, \overline{z}) = f(x, y, z)$  is \_\_\_\_\_\_.

Not Attempt Correct Ans. 16

Solution, 13

16

For every combination of x, y, z the function value remains same for input  $\overline{X}$ , y,  $\overline{Z}$ .

х	у	7	$f(x, y, z) = f(\overline{x}, y, \overline{z})$	
^	0		1	
U	U	0	either 0 or 1	
1	0	1	Januar	
0	0	1	either 0 or 1	
1	0	0	Jeither 0 or 1	
0	1	0	either 0 or 1	
1	1	1	Seither 0 or 1	
0	1	1	either 0 or 1	
1	1	0	Jeillier o or i	

Effectively there are only four rows for the truth table of the function f (x, y, z).

- .. Total Boolean expressions possible is 2<sup>4</sup> = 16.
- Q.14 How many numbers of 8:1 MUX is required to implement 256:1 MUX?

Attempt Incorrect Your Ans. 32 Correct Ans. 37

**?** FAQ? **?** Have any doubt?

## Solution. 14

37

Number of MUX = 
$$\frac{256}{8}$$
 = 32  $\Rightarrow \frac{32}{8}$  = 4

Total = 
$$32 + 4 + 1 = 37$$

Q.15

A Boolean function of two variables X and Y is defined as follows:

$$f(0, 0) = f(0, 1) = f(1, 1) = 1$$
 and  $f(1, 0) = 0$ 

Assume complement of X and Y are not available, then the minimum cost solution for implement f using 2 input Nand gate and 2 input OR gate is (Total cost) \_\_\_\_\_. (Let each 2 input OR or Nand gate have 2 unit cost).

Attempt Correct Correct Ans. 4

**9** FAQ?

Have any doubt?

bookmark

#### Solution, 15

The Boolean function of two variables X and Y are


$$f(0, 0) = f(0, 1) = f(1, 1) = 1$$
 and  $f(1, 0) = 0$ 

Truth table is:

Χ	Y	F
0	0	1
0	1	1
1	0	0
1	1	1

Function 
$$f$$
 boolean expression is  $= \overline{XY} + \overline{XY} + \overline{XY} + \overline{XY}$   
 $= \overline{X} + \overline{XY}$   
 $= \overline{X} + \overline{Y}$ 


Since function implement using 2 input Nand gate or OR gate



So total cost = (2 + 2) unit = 4 unit.



#### Consider the digital circuit shown below. What will be the output Y, if the number $B_3$ $B_2$ $B_1$ $B_0$ = 0101



Not Attempt Correct Ans. 1

- **9** FAQ?
- Have any doubt?
- bookmark

## Solution. 16

1

and

So,

Addend will be = 1010  

$$S_3 S_2 S_1 S_0 = 1010 + A_3 A_2 A_1 A_0 + C_{in}$$
  
= 1010 + 1001  
= 0011 ( $C_4 = 1$ )  
 $AB = 00$   
 $E = C_4 = 1$   
 $Y = 1$