		Page No :
	Designment no 5	Date :
	Assignment no 5	
	V	
	Roll no: 23152	
	Batch: 69	
	1. 2.1. T. 1. PP T	010010
1.	Write a note on difference between Timer	0,1,2 4110 5
	a) Timer control registers	
	b) Timer registers	
	d) Delay calculations	
000	a) Delay Calculations	
Ans	Time of the same o	
A.	Times 0	
0	The Timer control registers	maister
	The TOCON is a correadable & writeable	Tregister
	THROON TOSBIT TOCS TOSE PSA TOPS	2 TOPS2 TOPSO
	THROUGH TOUBLE TOUBLE TOUBLE	
	Bit-0-2: Prescaler select bits	
	111 = 1:256 011 = 1:16	
	110=1:128 010=1:8	
0	10121:64 00121:4	
	100 = 1:32 000 = 1:2	
	Bit 3: Prescaler assignment bit	
4. []	1= Timer O Prescaler not assigned	The same of the same of
	0 = Prescaler assigned	
	Bit 4: Source edge select bit	
	1 = Increment on high - to - low	other Table
	0 = Increment on low-to-high	
	Bits: Clock source select bit	
	1 = Transition on TOCLK pin	
	0 = Internal instruction cycle block	
	<u> </u>	1 1 1
		Augu I

										Page Date :	No: à
(2)	O= Bit 7	Config Config Config Con	r O Jurea 10P	is d	confi s 16°	gure		s on	8 bit		
	TMROL	Bit 7	6	5	Bit 4	3	2	1	Bit	POR, BOR	value on other Resc
	TMROH				pyte					0000000	00000000
	INTCON	GIEH	GIEL							000000X	
	JOCON TRISA				7 Da	ta d	irecti		10150	-11111111	11111111
(A)	regi	ster FFFF	ove ch t	rflor	fla uppt	From in	gen gen 16	EH - -bit	/ CPresco d when to ooh mode register	the TM in 8-bi	Ro + mode erflow
										AHFH	bulo

	Page No :3 Date :
	Date
	Timer 1
0	Timer 1 control register
	RDIG - TICKBI TICKPSO TIOSCEN THRICS THRION
	Bit 7 - RDIG Read I write mode enable
	1= Enables register in one 18-bit
	0 = Enables in 2 8-bit register
	Bit G- Unimplemented U
	Bit 5-4 - Input clock prescalar select bits
	Bit 3: Oscillator enable bit
	1 = Timer 1 oscillator enabled
La Cara (N. Land	0 = Shut off R:1 2: Catornal class inout suschmainstan select hit
	Bit 2: External clock input synchronization select bit Bit 1: Timer 1 clock source select bit
	1= External clock
· Line (Till	0 = Internal clock
	Bito: On bit
	1 = Enables
	0 = Stops
(2)	Delay:
	Reg Value = 65536 - ((Delay * Fose)/(Prescaler *41)
(3)	The Triple and along soil incomment Broads
	EECEL and valle ares to accord The Tail interval
	if enabled is generated as overflow which is
	latched in internet floor Lit THRIF
	Delay: Reg value = 65536 - ((Delay * Fose)/(Prescaler *4)) Timer interupt flag The TMRI register pair increments from 0000h to FFFFh and rolls over to 0000h. The TMRI interupt if enabled is generated on overflow which is latched in interupt flag bit TMRIF.
	Attitude

Scanned with CamScanner

										Page N	
<u>(4)</u>	Times	re	giste	<u>. </u>						4	
	Name	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit	bit	Value on Por Bor	Value on Resets
	INTCON		eeiel	TMRO			THRO1	INTO)	RBIF	000000x	0000000
	PIRI	PS PIF				TXIF			THRIF	00000000	00000000
	PIEI	PSPIE	ADIE	RCIE	TXIE	SSPIE	ecpire	TMRZ 1E	TMRI E	00000000	00000000
	IPRI	PSPIP	ADIP	Reip	TXIP	SSPIP	CCP11	T14R2	TMRI (P	11111111	11111111
	TMRIL	lea		ignif MRI	icant	byt	e of	16 bit		*XXXXXXXX	вичиции
	TMRIH	M	ost 9		cant	byte	of	16 bit		****	шицициц
	TICON	RoiG			TICK			TMRI		0-00000	u-auauu
<u>C.</u>	Timer 2 Timer Control register - TOUTPSS TOUTPSS TOUTPSS TOUTPSS TMR 20N TACKPSI TACKPS										
	bit 7: bit 6: TMR20 1 = 01 0 = 0	U SM :	mple imer Tim	ment 2 er 2	outs	out f	Posts	cale	selec	tbits	
								Scar	nned w	vith CamSc	anner

										Page No :	
(2)	Bit 1. 00 = 01 = 1x =	Presco Presco Presco	aler aler	1 4 16	belect	bits					
	Name	bit	bit	bit	bit	bit	bit	bit	bit	Value on	value on
		7	6	5	4	3	2	1	0	POR, BOR	Resets
0	IntCon					RBIE	TMROIF	INT	RBIF	000000x	0000004
	PIRI	GIEH P3PIP				SS PIF	CLPIP		TMRIIP	000000	000000
	PIEI	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCPUE	THREIF	TMRILE	000000	000000
	IPRI	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCPIIP	THRZIP	THRIIP	((1)))()	1011111
	TMR2	Ti	mer	2 1	nodul	e re	gister	TMRII	P	0000000	000000
0	TZCON	-	TOUTP B3	TouT PS2		TouT Pso		TZCKP SI	TECKP SO	- 000000	- 0000000
	PR2						regist			(11111)	(1111111
(3) (4)	TUTCH	as cont	an 8	bit n C	poh				<u> </u>	aler*4)) 2. Timer PR2 an	2
	,	1	,	,	,		,			Attittude	

	Page No: 6
	Date:
	Timer 3
U	Timer control register
	RDIG RBECCPI TBCKPSI BCKPSO BCCPI BSYNC THRBCS THRBON
	bit 7: 16 bit read/write mode enable
	1= Enables one 16-bit operations
	0 = Enables in two 8-bit operations
	bit 6-3: Timer 3 and Timer 1 to CCP/ ECCPI
	1x= Timer 3 is clock source for compare/ capture
	CCPI / ECCPI Enable
	30 urce for cepi
	00 = Timer 1 clock source for CCP1 and ECCP1
	Bit 2: External clock input synchronization control bit
	When IMR3CS = 1
	when I: TMR3CS = 0
	When TAR3CS=0, internal clock is used
	Bit 1: Timer 3 clock source select bit
1	1 = External clock input from Times 1 ascillatos
	1 = External clock input from Timer 1 oscillator 0 = Internal clock c Fose/4)
	Bit 0: on bit
	1 = Fnable
	0 = Stops

E . 33	
	Page No: _ ?
	Date:
2	Times conjulas
(d)	a) TMR3: TMR3L and TMR3H
	b) TMR30N
	c) TMR31F
	d) T1030
	e) TIOSI
	F TMR3es
	9) TIOSCEN
(3)	
	The TM'R3 increments from oooon to FFFFh and
	rolls over The TMR3 interupt , it enables is
	generated on overflow which is latched in interupt
	Plag bit TMR31F.
4	Delay calculation
9	Trout from 2 fose Tirdementer from 2 Progrator
	Input freq = fose Tickcounter freq = Prescaler Fose/4
0	Delay required = Timer Count + Tickcounter freq
	Reg value = Timer Max Value (63525) - Timer count +1
	Attitude