

# Assignment no. 5

Roll no : 23152

Batch : G9

1. Write a note on difference between Timer 0, 1, 2 and 3
- Timer control registers
  - Timer registers
  - Timer interrupt flag
  - Delay calculations

Ans.

A. Timer 0

① The Timer control registers

The TOCON is a readable & writable register

TMROON TO8BIT TOCS TOSE PSA TOPS2 TOPS2 TOPS0

Bit-0-2 : Prescaler select bits

111 = 1:256

011 = 1:16

110 = 1:128

010 = 1:8

101 = 1:64

001 = 1:4

100 = 1:32

000 = 1:2

Bit 3 : Prescaler assignment bit

1 = Timer 0 Prescaler not assigned

0 = Prescaler assigned

Bit 4 : Source edge select bit

1 = Increment on high-to-low

0 = Increment on low-to-high

Bit 5 : Clock source select bit

1 = Transition on T0CLK pin

0 = Internal instruction cycle block

Bit 6 : Timer 0-8 bit

1 = Timer 0 is configured as on 8 bit

0 = configured as 16-bit

Bit 7 : on/off control bit

1 = Enable

0 = stop

## ② Timer registers

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	value on POR, BOR	value on other Reset
TMROL	Low byte Register								xxxxxxxx	uuuuuuuu
TMR0H	High byte Register								00000000	00000000
INTCON	GIE/	PEIE/	TMROIE	INTOE	RBIE	TMROIF	INTOIF	RBIF	0000000x	0000000u
	GIEH	GIEL								
TOCON	TMR0ON	T0SBIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	11111111	11111111
TRISA	Port A Data direction register								-11111111	-11111111

## ③ Delay calculation :

$$\text{Reg Value} = 256 - ((\text{Delay} * \text{Fosc}) / (\text{Prescaler} * 4))$$

## ④ Timer interrupt flag

The TMR0 interrupt is generated when the TMR0 register overflow from FFh to 00h in 8-bit mode or FFFFh to 0000h in 16-bit mode. This overflow sets TMR0IF bit in INTCON register.



## B Timer 1

## ① Timer 1 control register

RDIG - TICKPS1 TICKPS0 TIOSCEN TMRICS TMRION  
TISYNE

Bit 7 - RDIG Read / write mode enable

1 = Enables register in one 16-bit

0 = Enables in 2 8-bit register

Bit 6 - Unimplemented

Bit 5-4 - Input clock prescaler select bits

Bit 3 : Oscillator enable bit

1 = Timer 1 oscillator enabled

0 = shut off

Bit 2 : External clock input synchronization select bit

Bit 1 : Timer 1 clock source select bit

1 = External clock

0 = Internal clock

Bit 0 : On bit

1 = Enables

0 = Stops

## ② Delay :

$$\text{Reg value} = 65536 - ((\text{Delay} * F_{\text{osc}}) / (\text{Prescaler} * 4))$$

## ③ Timer interrupt flag

The TMR1 register pair increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt if enabled is generated on overflow which is latched in interrupt flag bit TMRIF.

#### ④ Timer register

Name	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Value on POR, BOR	Value on Reset
INTCON	GIE1	PEIE1	TMRO1	INT0	RBIE	THRO1	INT01	RBIF	000000x	000000u
	GIEH	GIEL	E	IE		F	F			
PIR1	PSPIF	HDIF	ADIF	RCIF	TXIF	SSPIF	CCIF	TMRIF	00000000	00000000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCPIE	TMR2IE	TMR1IE	00000000	00000000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCPI1	TMR2IP	TMR1IP	1111111	1111111
						P	10	1P		
TMR1L	least significant byte of 16 bit TMR1								xxxxxxx	uuuuuuu
TMR1H	Most significant byte of 16 bit TMR1								xxxxxx	uuuuuuu
TICON	RO1G	-	TICKPS1	TICKPS0	TIOSC	TISYNC	TMR1CS	TMR1ON	0-00000	u-uuuuu
			1	PS0	EN		CS	ON		

#### C. Timer 2

##### ① Timer control register

- TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0

bit 7: Unimplemented

bit 6-3: Timer 2 output Postscale select bits

TMR2ON: Timer 2 on bit

1 = on

0 = off



Bit 1-0 : Prescale Select bits

00 = Prescaler 1

01 = Prescaler 4

1x = Prescaler 16

## ② Timer 2 registers

Name	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Value on PoR, BOR	Value on Resets
IntCON	GIE / GIEH	PEIE / GIEL	TMR0 RBIF / IE	RBIF / OIE	RBIF	TMR0IF	INT OIF	RBIF	000000x	0000000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCPIF	TMR2IF	TMR1IF	000000	000000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCPIE	TMR2IE	TMR1IE	000000	000000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCPIP	TMR2IP	TMR1IP	1111111	1111111
TMR2	Timer 2 module register TMR2IF								0000000	000000
T2CON	-	TOUTP B3	TOUT PS2	TOUT PS1	TOUT PS0	TMR2 ON	T2CKP S1	T2CKP S0	- 000000	- 0000000
PR2	Timer 2 period register								1111111	1111111

## ③ Delay calculation :

$$\text{Reg value} = 256 - ((\text{Delay} * F_{osc}) / (\text{Prescaler} * 4))$$

## ④ Interrupt

It has an 8 bit period register, PR2. Timer 2 increment from 00h until it matches PR2 and then resets to 00h.

## D. Timer 3

## ① Timer control register

RD1G R3ECP1 T3CKPS1 R3CKPS0 R3CCP1 R3SYNC TMR3CS TMR3ON

bit 7: 16 bit read/write mode enable

1 = Enables one 16-bit operations

0 = Enables in two 8-bit operations

bit 6-3: Timer 3 and Timer 1 to CCP1/ECCP1

1x = Timer 3 is clock source for compare/capture  
CCP1/ECCP1 Enable01 = Timer 3 clock source for ECCP1, Timer 1 is the clock  
source for CCP1

00 = Timer 1 clock source for CCP1 and ECCP1

Bit 2: External clock input synchronization control bit  
When TMR3CS = 11 = does not synchronize external clock input  
when TMR3CS = 0

Bit is ignored

When TMR3CS = 0, internal clock is used

Bit 1: Timer 3 clock source select bit

1 = External clock input from Timer 1 oscillator

0 = Internal clock ( $f_{osc}/4$ )

Bit 0: on bit

1 = Enable

0 = Stops



## ② Timer register

- a) TMR3 : TMR3L and TMR3H
- b) TMR3ON
- c) TMR3IF
- d) TIO30
- e) TIO3I
- f) TMR3ES
- g) TIO3CEN

## ③ Interrupt

The TMR3 increments from 0000h to FFFFh and rolls over. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF.

4

## ④ Delay calculation

$$\text{Input Freq} = \frac{f_{osc}}{4} \quad \text{TickCounter Freq} = \frac{\text{Prescaler}}{f_{osc}/4}$$

$$\text{Delay required} = \text{Timer Count} + \text{TickCounter Freq}$$

$$\text{Reg value} = \text{TimerMaxValue (65525)} - \text{Timer count} + 1$$