Name: Aditya Narayanan Raghavan


Grade: 8th grade

School: National Public School, Rajajinagar, Bangalore

*All pictures in the below document are taken from the digital chip design course


Level 3 Day 3 -

SPICE Deck for CMOS Inverter




Usually PMOS is 3 times the size of the NMOS.


For something to be called a node, there has to be one component between them.




For naming the nodes



Notes -



M1 out in vdd vdd pmos W=0.375u L=0.25u



M2 out in 0 0 nmos W=0.375u L=0.25u

cload out 0 10f

Vdd vdd 0 2,5

Vin in 0 2.5

Simulation Commands -

.op

.dc Vin 0 2.5 0.05


.include tsmc_025um_model.mod -


.LIB "tsmc_025um_model.mod" CMOS_MODELS


.end

SPICE Waveform: Wn=Wp=0.375u, Ln,p=0.25u device (Wn/Ln=Wp/Lp = 1.5)

Labs -









Inception of Layout CMOS fabrication process –


Selecting a process




Creating active region for transistors











Labs –

The highlighted is explained by the command "what" in the tkcon.tcl



Same as above, instead it's for pmos



Spice file

