

Rules for Boolean Algebra

$A + 0 = A$	AND laws	OR laws
$A + 1 = 1$	$A \cdot 0 = 0$	$A + 0 = A$
$A \cdot 0 = 0$	$A \cdot 1 = A$	$A + 1 = 1$
$A + A = A$	$A \cdot A = A$	$A + A = A$
$A + \bar{A} = 1$	$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$
$A \cdot A = A$		
$\bar{\bar{A}} = A$		
$A + AB = A$		
$A + \bar{A}B = A + B$		
$(A + B)(A + C) = A + BC$		

* DeMorgan's Theorem

$$\overline{AB} = \bar{A} + \bar{B}$$

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

SOP \rightarrow Sum of Products (Σm)
 POS \rightarrow Product of Sum (ΠM) Minterm

SOP \rightarrow NAND - NAND logic has less gates

POS \rightarrow NOR - NOR logic has less gates.

* BCD and XS3 Addition

BCD \rightarrow Binary coded Decimal
↳ weighted code

8 4 2 1 \rightarrow Standard BCD
 $\begin{array}{c} \downarrow \\ 2^3 \end{array}$ $\begin{array}{c} \downarrow \\ 2^2 \end{array}$ $\begin{array}{c} \downarrow \\ 2^1 \end{array}$ $\begin{array}{c} \downarrow \\ 2^0 \end{array}$

eg: 8 - 1000
7 - 0111

BCD code - 11 0 7 11 \rightarrow Start from unit place if there are two same digits
 $\begin{array}{r} 1 & 0 & 0 & 0 \\ \times 2 & 1 & 0 & 0 \\ \hline & 2 & 0 & 0 \end{array}$
 \rightarrow in this, max. no. of bits are used
 That's why it is incorrect

use should use min. no. of bits

	8 4 2 1
7 4	0 0 0 0 0
2 3	1 0 0 0 1
9 7	2 0 0 1 0
	3 0 0 1 1
7 4	4 0 1 0 0
3 3	5 0 1 0 1
107	6 0 1 1 0
	7 1 1 1 1

$\begin{array}{r} 0111 0100 \\ 0011 0011 \\ \hline 1000 0111 \\ 0110 0110 \\ \hline 10110 1001 \end{array}$

(if last value is greater than 9 then add 6 (0110) to that sum).

If carry generate or sum is greater than 9 add 6.

$$\begin{array}{r}
 66 \\
 66 \\
 \hline
 132
 \end{array}
 \quad
 \begin{array}{r}
 0110 \\
 0110 \\
 \hline
 1100
 \end{array}
 \quad
 \begin{array}{r}
 0110 \\
 0110 \\
 \hline
 1100
 \end{array}$$

$$\begin{array}{r}
 (\text{Add 6}) \\
 0110 \\
 \hline
 1001
 \end{array}
 \quad
 \begin{array}{r}
 0110 \\
 \hline
 0010
 \end{array}$$

$\underbrace{1001}_{1\ 3}$ $\underbrace{0010}_{2}$

$$\begin{array}{r}
 77 \\
 94 \\
 \hline
 171
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 1001 \\
 \hline
 10000
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 0100 \\
 \hline
 1011
 \end{array}$$

$$\begin{array}{r}
 (\text{Add 6}) \\
 0110 \\
 \hline
 1011
 \end{array}
 \quad
 \begin{array}{r}
 0110 \\
 \hline
 0001
 \end{array}$$

$\underbrace{1011}_{7}$ $\underbrace{0001}_{1}$


~~XS3~~ Addition

$$\begin{array}{r}
 0101 \xrightarrow{\text{XS3}} 1000 \\
 \text{9's complement} \downarrow 0100 \leftarrow 0111
 \end{array}$$

9's comp. \rightarrow Subtracting a no. from 9

$$\begin{array}{r}
 \text{eg} \quad 9 \quad 99 \quad 999 \\
 - 5 ; 54 - 547
 \end{array}$$

XS3 code is adding 3 to BCD code



10's comp. \rightarrow Adding 1 to 9's comp.

9's comp. can be obtained by taking 1's comp. of its XS3 code and then reverting back to original code.

Add 3 in BCD Code

$$7+3=10$$

$$4+3=7$$

$$4+3=7$$

$$4+3=12$$

$$4+3=12$$

Addition

Date:

Page No.

e.g.

$$\begin{array}{r} 74 \\ + 49 \\ \hline 123 \end{array} \quad \begin{array}{r} 1010 \\ 0111 \\ \hline 0100 \end{array} \quad \begin{array}{r} 0111 \\ 1100 \\ \hline 0011 \end{array}$$

Add 3 0011 0011 0011

$$\begin{array}{r} 123 \\ 333 \\ 456 \\ \hline \end{array} \quad \begin{array}{r} 0100 \\ 0101 \\ \hline 0110 \end{array} \quad \begin{array}{r} 4 \\ 5 \\ \hline 6 \end{array}$$

if carry is generated add 3
,, ,,, not ,, subtract 3

$$\begin{array}{r} 21 \\ + 33 \\ \hline 54 \end{array} \quad \begin{array}{r} 0101 \\ 0110 \\ \hline 1011 \end{array} \quad \begin{array}{r} 0100 \\ 0110 \\ \hline 1010 \end{array}$$

(+) 87 - 0011 1000 0011 0111

$$\begin{array}{r} 8 \\ \hline 6 \end{array} \quad \begin{array}{r} 7 \end{array}$$

Subtraction :-

$$\begin{array}{r} 4 \\ - 7 \\ - 3 \\ \hline 1100 \end{array} \quad \begin{array}{r} 0100 \\ +1000 \\ \hline 0011 \end{array} \quad \rightarrow \text{Take 1's Comp. of that no. (+), Add Then add that no. instead of (-)}$$

again, take their 1's comp. $\underline{\underline{0011}}$ Ans (if carry is generated then ans is +ve)

(if carry is not gen. then ans is -ve)

$$\begin{array}{r} 8 \\ - 4 \\ \hline 4 \end{array} \quad \begin{array}{r} 1000 \\ + 1011 \\ \hline 00011 \end{array} \quad \begin{array}{r} +1 \\ \hline 0100 \end{array} \quad \text{(if carry is generated then add that carry)}$$

$$\begin{array}{ll} \text{Minterm} & \rightarrow (\text{SOP}) \quad 1 \\ \text{Maxterm} & \rightarrow (\text{POS}) \quad 0 \end{array}$$



COMBINATION & SEQUENTIAL

Combinational circuit → are the circuit in which output is dependent on the present input.

Sequential circuit: are the circuit in which O/P is dependent on the present and previous inputs
The previous inputs are stored in flip-flop. (one bit storage)

HALF ADDER (Combinational circuit:
 Adds two bits)


it has
2 inputs

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} \rightarrow A' B' \quad B \quad \text{Carry} \rightarrow A' \quad 0 \quad 0 \\ \begin{array}{|c|c|c|} \hline A & 0 & 1 \\ \hline A & 1 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|} \hline A & 0 & 1 \\ \hline A & 0 & 1 \\ \hline \end{array}$$

$= AB$

$- A'B + AB' \rightarrow (XOR)$



FULL ADDER (has 3 inputs)


A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Sum	$A'BC$	$B'C'$	$B'C$	BC	BC'
	A'	0, 1,	0, 1,	1, 0,	1, 0,
	A	1, 0, 1, 0,	0, 1, 1, 0,	0, 1, 0, 1,	0, 1, 0, 1,

$$\begin{aligned}
 &= A'B'C + A'BC' + AB'C' + ABC \\
 &= A'(B'C + BC') + A(B'C' + BC)
 \end{aligned}$$

Carry	$B'C'$	$B'C$	BC	BC'
	A'	0, 0, 1, 0,	1, 0, 0, 1,	0, 1, 0, 1,
	A	0, 1, 0, 1,	1, 1, 1, 0,	0, 0, 1, 1,

$$= AC + BC + AB$$





* HALF SUBTRACTOR


A	B	Diff.	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Diff. B' B Carry B' B

A'	0	1		A'	0	1
A	1	0		A	0	0

$$= A'B + AB' \quad = A'B$$

(XOR)



FULL SUBTRACTOR


A	B	C	Dif.	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Dif. $\begin{array}{|c|c|c|c|c|} \hline & B'C' & B'C & BC & BC' \\ \hline A' & 0_0 & 1_1 & 0_3 & 1_2 \\ \hline A & 1_4 & 0_5 & 1_7 & 0_6 \\ \hline \end{array}$


$$\begin{aligned}
 &= A'B'C + A'BC' + AB'C' + ABC \\
 &= A'(B'C + BC') + A(B'C' + BC)
 \end{aligned}$$

Carry, $\begin{array}{|c|c|c|c|c|} \hline & B'C' & B'C & BC & BC' \\ \hline A' & 0_0 & 1_1 & 1_3 & 1_2 \\ \hline A & 0_4 & 0_5 & 1_7 & 0_6 \\ \hline \end{array}$


$$= A'C + BC + A'B$$



* Parallel Binary Adder




* Parallel Binary Subtractor



$$\begin{array}{r}
 A_3 \ A_2 \quad A_1 \ A_0 \\
 + \ B_3 \ B_2 \quad B_1 \ B_0 \\
 \hline
 c_4 \ y_3 \ y_2 \quad y_1 \ y_0
 \end{array}$$

* Parallel 4 Bit 1's Complement Subtractor



$C_L \rightarrow$ Control Line


Date :

Page No.

$C_L = 0$


* 2's complement adder / Subtractor

$C_L = 1$




Adder $\rightarrow C.L = 0$

* SERIAL ADDER




The carry has to be added to the next bit.

DE

SERIAL ADDER

BCD ADDER If no. is gr. than 9, we add 6



Gray \rightarrow Reflected code w.h.e.t
Code only 1 bit changes at time

Page No.

Date:

BINARY To GRAY

	B_2	B_1	B_0		G_2	G_1	G_0
0	0	0	0		0	0	0
1	0	0	1		0	0	1
2	0	1	0		0	1	1
3	0	1	1		0	1	0
4	1	0	0		1	1	0
5	1	0	1		1	1	1
6	1	1	0		1	0	1
7	1	1	1		1	0	0
8	.	.	0				

Binary code to Gray code

$$B \rightarrow \begin{matrix} 0 \\ 1 \end{matrix}$$


$$G \rightarrow \begin{matrix} 0 \\ 0 \end{matrix} \quad \begin{matrix} 1 \\ 1 \end{matrix}$$

Gray to Binary

$$\begin{matrix} 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 0 & 1 \end{matrix}$$

$$\begin{matrix} 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \end{matrix}$$

$$B \rightarrow \begin{matrix} 0 & 1 & 1 \\ \downarrow & \nearrow & \nearrow \\ 0 & 1 & 0 \end{matrix}$$



$$G_2 = B_2$$

$$G_0 = B_1 B_2$$

$$+ B_1 B_0$$

$$G_1 = B_1 \bar{B}_2 + \bar{B}_1 B_2$$

	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$
\bar{B}_2	0	0	1	1
B_2	1	1	0	0

$$G_1 = B_1 B_2' + \bar{B}_1 B_2$$


$$G_2 = \bar{B}_1 \bar{B}_0 \quad \bar{B}_1 B_0 \quad B_1 \bar{B}_0 \quad B_1 B_0$$

\bar{B}_2	0	0	0	0	0
B_2	1	1	1	1	1

$$G_1 = B_1 B_2' + B_1' B_2$$

$$G_2 = B_2$$

$$G_0 = B_1' B_0 - B_1 B_0'$$



Gray To Binary

	G_2	G_1	G_0		B_2	B_1	B_0
0	0	0	0		0	0	0
1	0	0	1		0	0	1
2	0	1	1		0	1	0
3	0	1	0		0	1	1
4	1	1	0		1	0	0
5	1	1	1		1	0	1
6	1	0	1		1	1	0
7	1	0	0		1	1	1

B_2	$\bar{G}_1 \bar{G}_0$	$\bar{G}_1 G_0$	$G_1 \bar{G}_0$	$G_1 G_0$
\bar{G}_2	0	0	0	0
G_2	1	1	1	1

$B_2 = \bar{G}_2 G_2$

NOT CARE Condition

Q Design a min. Nand logic circuit to detect the decimal 3, 4, 5, 6 in 5211 code.

	3	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
B_3	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
B_2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
B_1	0	0	1	1	0	0	1	1	0	0	1	1	0	1	0	1
B_0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
b	0	x	x	0	1	x	1	1	1	x	x	0	0	x	x	0

$$\begin{array}{r}
 5 2 1 1 \\
 3 0 1 0 1 - 5 \\
 4 0 1 1 1 - 7 \\
 5 1 0 0 0 - 8 \\
 6 0 0 0 1 - 9
 \end{array} \quad \left. \begin{array}{l} \text{Put } 1 \\ \text{on this} \\ \text{place} \end{array} \right\}$$


$$\begin{array}{r}
 0 0 0 0 0 - 0 \\
 1 0 0 0 1 - 1 \\
 2 0 1 0 0 - 4 \\
 7 1 1 0 0 - 12 \\
 8 1 1 0 1 - 13 \\
 9 1 1 1 1 - 15
 \end{array} \quad \left. \begin{array}{l} \text{Put } 0 \\ \text{on this} \\ \text{place} \end{array} \right\}$$

and put x on the remaining place.

	$B_1' B_0'$	$B_1 B_0'$	$B_1 B_0$	$B_1' B_0$
$B_3' B_2'$	0 ₀	0 ₁	X_3	X_2
$B_3' B_2'$	0 ₄	1 ₅	1 ₂	X_6
$B_3 B_2$	0 ₁₂	0 ₁₃	0 ₁₅	X_{14}
$B_3' B_2$	1 ₆	1 ₉	X_{11}	X_{10}

$$B_3' B_2 + B_1 B_2' B_3$$

8421



$$\begin{array}{r}
 0 1 0 1 \\
 0 1 1 1 \\
 0 1 0 0 \\
 1 0 0 0 \\
 1 0 0 1 \\
 1 0 1 0 \\
 0 1 0 0 \\
 0 1 0 1 \\
 0 1 1 0 \\
 1 0 1 0
 \end{array} \quad \begin{array}{r}
 5 0 1 1 1 - 7 \\
 6 1 0 1 - 6 \\
 7 1 0 0 - 8 \\
 8 1 1 0 0 - 12 \\
 9 1 1 0 1 - 13 \\
 10 1 1 1 - 15 \\
 11 1 1 0 - 14 \\
 12 1 0 1 - 10
 \end{array} \quad \left. \begin{array}{l} \text{8421} \\ \text{on this} \\ \text{place} \end{array} \right\}$$

Q

Design a logic circuit where if the decimal no. greater than 5 not occurs it gives 1.

	0	1	2	3	4	5	6	7	8	9	10	11	12
B_3	0	0	0	0	0	0	0	0	1	1	1	1	1
B_2	0	0	0	0	1	1	1	1	0	0	0	0	1
B_1	0	0	1	1	0	0	1	1	0	0	1	1	0
B_0	1	0	1	0	1	0	1	0	1	0	1	0	1
	0	0	0	0	0	0	0	1	1	1	1	1	X X X
	$B_3' B_2'$	$B_3' B_1'$	$B_3' B_0'$	$B_2' B_1'$	$B_2' B_0'$	$B_1' B_0'$							
	00	01	02	03	04	05	12	13					
	04	05	12	13									
	X12	X13	X15	X14									
	12	13	X11	X10									

Design a 4 input SOP circuit that give output 1 any time the gray codes before 5 to 12 appear in input & 0 for all of the codes.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
B_3	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
B_2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1
B_1	0	0	1	1	0	0	1	1	0	1	1	1	0	0	0
B_0	0	1	0	1	0	1	0	1	0	0	0	1	1	1	1
								1	1	1	1	1	1	1	1

diff b/w
decoders
and
encoders

In MUX & DEMUX output is depends upon
the Select lines but

Date:

In Encoders & decoders output is ~~depends~~ or ~~depends~~ on Input


Decoders: is a combinational circuit
that receive binary information
from n inputs lines to 2^n output lines

But only one o/p is work at a time

have multiple n i/p $\rightarrow 2^n$ o/p

i/P 2 enable eg $3 \rightarrow 8$ o/p

off Decoder




converts

A B \bar{A} \bar{B}

enabled i/p

into valid o/p



Decoder is enabled with an enable i/p to activate decoded o/p

based on i/p A B D₀ D₁ D₂ D₃

0 0 1 0 0 0


0 1 0 1 0 0

1 0 0 0 1 0

1 1 0 0 0 1

* DEMULTIPLEXER (Similar to decoder)

convert serial data to



$n \rightarrow \frac{s_1}{2} n s_0$, $n \rightarrow$ Select lines

1 inputs \rightarrow n outputs

Select lines control the routing
of the discrete data input
to the output.


Date:

Page No. DIVYA


I/P	S_1	S_0	O/P
A	0	0	$I_0 = A \cdot \bar{S}\bar{S}I_0$
0	0	1	$I_1 = \bar{S}S I_1$
1	1	0	$I_2 = S\bar{S} I_2$
\bar{A}	1	1	$I_3 = SS I_3$

The output appears based on the states
of select lines.

* MUX (Multiplexer) (Convert Parallel
 n inputs \rightarrow 1 output data)





2^n i/p \rightarrow 1 o/p , $n \rightarrow$ Select
Lines



~~Encoder~~ Many I/P & many O/P but only
 $2^n \rightarrow n$ I/P work at a time

BCD to 7-segment display



Common Cathode (Negative of LED are connected together to ground)

Common Anode (Positive to LED are tied together)

Implementation using MUX.

$$F = \Sigma (3, 4, 6, 7, 9, 11, 13)$$


	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A'	0	1	2	(3)	(4)	5	(6)	(7)
A	8	(9)	10	(11)	12	(13)	14	15
	0	A	0	1	A'	A	A'	A'

	A	B	C	D	F		I_0	$\overline{I_1}$	$\overline{I_2}$	$\overline{I_3}$	$\overline{I_4}$	$\overline{I_5}$	$\overline{I_6}$	$\overline{I_7}$	
0	0	0	0	0	0										
1	0	0	0	1	0										
2	0	0	1	0	0										
3	0	0	1	1	1										
4	0	1	0	0	1										
5	0	1	0	1	0	Ground	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
6	0	1	1	0	1		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
7	0	1	1	1	1		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
8	1	0	0	0	0		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
9	1	0	0	1	1		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
10	1	0	1	0	0		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
11	1	0	1	1	1		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	
12	1	1	0	0	0										
13	1	1	0	1	0										
14	1	1	1	0	0										
15	1	1	1	1	0										

$2^m \rightarrow 10/P$
 $n - \text{Select Lines}$


Q implement the boolean function
 $\Sigma(1, 3, 5, 6)$ using MUX.

	I_0	I_1	I_2	I_3
A'	0	1	2	(3)
A	4	(5)	(6)	7
	0	1	A	A'



* FLIP - FLOPs (F.F) : store one info.
at a time

(Bistable multivibrator)



Race \rightarrow depends on which transition state first, it is indeterminant

Date :

Page No.

Types of F.F


SR \rightarrow SET & RESET

D \rightarrow Delay



JK \rightarrow , Jack - Kilby

T \rightarrow Toggle

LATCH



CL \rightarrow Clock Signal





\rightarrow +ve edge trigger

\rightarrow -ve edge trigger



+ve edge

CLK or CP




(-) +ve level trigger


(+) -ve level trigger



Circuit dig. for S.R. F.F.




D - FF (D-Delay) (Modification of SR F.F.)



Truth Table,

D	Q_{n+1}
0	0
1	1





$Q+E$

$Q-E$

$Q-L$

$Q-L$

How to generate edge



* operating characteristics of flip flop

(1) Propagation delay time: A propagation delay is an internal delay required after the input signal has been applied for the resultant output change.

(2) Whole Time / Setup time: It is the minimum interval required for the control inputs to be maintained constantly at the input prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked in the flip flop.

Whole Time: The min. time required for the control levels should be, to be maintained constantly to the flip inputs after the trigger edge of clock pulse in order for the levels to be reliably clocked.


(3) Power Dissipation: Total power consumption of the device. If the flip flop operates on a 5V source & draws the 50mA of current, Power dissipation will be $50\text{mA} \times 5\text{V}$

(4) Maximum clock frequency: is the reliable frequency at which FF can be triggered.


* ASYNCHRONOUS INPUTS

PRESET
CLEAR

Pr	Clr	Q
0	0	invalid
0	1	1
1	0	0
1	1	g




* JK - FF (Jack Kilby)



J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	Q_n

J K Q Q-bar

* Master - Slave FF



Master (+ve Part) Slave (-ve Part)

(+ve level output) (-ve level output)

Master FF output \rightarrow -ve level (Slave)

change in input does not effect the outputs.
(in -ve level trigger)

FLIP-FLOP CONVERSION

\rightarrow	T-FF	T	Q_{n+1}
	Togato FF	0	Q_n
		1	\bar{Q}_n

circuit dig. \rightarrow same as JK circuit dig.


\rightarrow	SR - D	$\left[\begin{array}{l} \text{inputs of} \\ \text{starting FF} \end{array} \right]$
	$\left[\begin{array}{l} \text{inputs of} \\ \text{final FF} \end{array} \right]$	

D	Q_n	Q_{n+1}	S	R	
0	0	0	0	X	$(X = 0 \text{ or } 1)$
0	1	0	0	1	
1	0	1	1	0	
1	1	1	X	0	

S	Q_n	Q_{n+1}	R	\bar{Q}_n	\bar{Q}_{n+1}
D_1	0	0	D_0	X	1
D_0	1	X	D_1	0	0

$$\begin{aligned} S &= D \\ &= \bar{D} \end{aligned}$$

$$R = \bar{D}$$



circuit dig.

T - SR

S R On Q_{n+1} T

4

REGISTERS

(Combination of FF)

(Cap. of memory
elements that work
together to form a


Types of Registers

→ SHIFT


(Shift the bits, data from 1FF)

→ BUFFER



(Store bits, data) to another



(Buffer register)



controlled Buffer register.




Q_0	1.	1		
Q_1	0	1	0	
Q_2	0	0	1	
Q_3	0	0	0	1

1011

CLK	Q_0	Q_1	Q_2	Q_3
1	1	0	0	0
2	1	1	0	0
3	0	1	1	0
4	1	0	1	1

\rightarrow S1P0



\rightarrow

P1S0

D₀

CLK

SHIFT/LOAD

D₀

D₁

D₂

D₃

X₀

X₁

X₂

X₃

D₀

D₁

D₂

D₃

y₀


y₁

y₂


y₃

Signal 1 \rightarrow Shift the data
 0 \rightarrow Load .. "

\rightarrow Parallel - In - Parallel out shift Register



* Bidirectional shift Register



up counter
down counter


[output of 1 FF effects
the CLK of other FF]
Date:

Page No.

*


COUNTERS - [Asynchronous (Ripple)]
synchronous (all clock are tight
together, Modulus


Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1




\therefore Modulus \rightarrow 5
No. of diff states
through which
Counter passes

(up counter)





→ ASYNCHRONOUS UP/DOWN COUNTER




$P_1 \rightarrow 1 \rightarrow \text{set}$

$Q_2 \rightarrow 1 \rightarrow \text{Reset}$

Date :

Page No.

SHIFT REGISTER - RING COUNTER



	CLK	Q_4	Q_3	Q_2	Q_1
	1	0	0	0	1
Mod 4 counter	2	0	0	1	0
	3	0	1	0	0
Have 4 diff bit	4	1	0	0	0
	5	0	0	0	1

CLK

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33


34

35

36


37

38



Pos. Neg.
0000 0110
0010 0100


SHIFT REGISTER + TWISTED RING COUNTER



CLK	D ₄	D ₃	D ₂	D ₁	
1	0	0	0	1	
2	0	0	1	1	
3	0	1	1	1	
4	1	1	1	1	mod 8
5	1	1	0	0	
6	1	1	0	0	
7	1	0	0	0	
8	0	0	0	0	
9	0	0	0	1	
10	0	0	1	1	


N - bit generates 2^N - States

DECADE COUNTER - ASYNCHRONOUS



	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

SYNCHRONOUS COUNTER - SERIES CARRY




$$T_{\min} = T_f + (n-2) T_G$$

$$\begin{aligned} T_0 &= 1 & n \rightarrow \text{no. of F.F.} \\ T_1 &= Q_0 Q_1 & 2 \rightarrow \text{no. of AND gates} \\ T_2 &= Q_0 Q_1 & \text{if no. of AND gates are 3} \\ T_3 &= Q_2 Q_1 Q_0 & \therefore T_f + (n-3) T_G \end{aligned}$$

- Truth Table same as Asynchronous

SYNCHRONOUS COUNTER - PARALLEL CARRY



Non-SEQUENTIAL COUNTING - using D-type

JK-design
T-design

$0, 2, 1, 3, 5$

	0	1	2	3	4	5	6	7
Q_2	0	0	0	0	1	0	1	1
Q_1	0	0	1	1	0	0	1	1
Q_0	0	1	0	1	0	1	0	1

D_2	0	0	0	01	x	0	x	x
D_1	1	10	0	0	x	0	x	x
D_0	0	1	01	1	x	0	x	x

D - Design

Excitation Table

Q/P Transition D

$$0 \rightarrow 0 \quad 0$$

$$0 \rightarrow 1 \quad 1$$

$$1 \rightarrow 0 \quad 0$$

$$1 \rightarrow 1 \quad 1$$

		$Q_1' Q_0'$	$Q_1' Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$			$Q_1' Q_0'$	$Q_1' Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$
\bar{Q}_2	0	0	(1)	0		Q_2'	1	1	0	0	0
Q_2	x	0	(x)	x		Q_2	x	0	x	x	x


$$D_2 = Q_1 Q_0$$

$$D_1 = Q_1' Q_2'$$

		$Q_1' Q_0'$	$Q_1' Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$		
Q_2'	0	1	(1)	1		Q_2	
Q_2	x	0	(x)	x		Q_2	x


$$D_0 = Q_1 + Q_2 Q_2'$$

D₂ 1 0 1 0 0 0 0 1
 D₁ 1 1 0 0 0 0 0 0
 D₀ 0 1 1 1 0 0 1 1



BUSH : Counter rotates b/w the used state

BUSH less: Counter rotates b/w the unused state.



How to check that counter is in Bush state or in bush less.



unused states are 4 6 7

(initial) (next state) (links)

(4) $\begin{pmatrix} 1 \\ 0 \end{pmatrix} \begin{pmatrix} 0 \\ 1 \end{pmatrix} \leftrightarrow \begin{pmatrix} 0 \\ 0 \end{pmatrix}$

(6) $\begin{pmatrix} 1 \\ 0 \end{pmatrix} \begin{pmatrix} 0 \\ 1 \end{pmatrix} \leftrightarrow \begin{pmatrix} 0 \\ 1 \end{pmatrix}$

$$\textcircled{3} \quad (1)(0) \leftrightarrow (0)$$



ues 0, 4, 2, 1, 6, 0 using JK Design

	0	1	2	3	4	5	6	7
D_2	0	0	0	0	1	1	1	1
D_1	0	0	1	1	0	0	1	1
D_0	0	1	0	1	0	1	0	1

J_2	1	1	0	x	x	x	x	x
K_2	x	x	x	x	1	x	1	x
J_1	0	1	x	x	1	x	x	x
K_1	x	x	1	x	x	x	1	x
J_0	0	x	1	x	0	x	0	x
K_0	x	1	x	x	x	x	x	x

Excitation Table of JK

	J	K
0 → 0	0	x
0 → 1	1	x
1 → 0	x	1
1 → 1	x	0

J_2

	$D_1 D_0'$	$D_1' D_0$	$D_1 D_0$	$D_1' D_0'$
D_2'	1	1	x	0
D_2	x	x	x	x

$$J_2 = D_1'$$

J_1

	$D_1 D_0'$	$D_1' D_0$	$D_1 D_0$	$D_1' D_0'$
D_2'	0	1	x	x
D_2	1	x	x	x

$$J_1 = D_0 + D_2$$

J_0	$D_1 D_0'$	$D_1 D_0$	$D_1 D_0$	$D_1 D_0'$
D_2'	0	x	(x)	T
D_2	0	x	x	0

$$J_0 = D_1 D_2'$$

K_2	$D_1 D_0'$	$D_1 D_0$	$D_1 D_0$	$D_1 D_0'$
D_2'	x	x	x	x
D_2	1	x	x	T

$$K_2 = 1$$



K_1	$D_1 D_0'$	$D_1 D_0$	$D_1 D_0$	$D_1 D_0'$
D_2'	x	x	x	1
D_2	x	x	x	1


$$K_1 = 1$$

K_0	$D_1 D_0'$	$D_1 D_0$	$D_1 D_0$	$D_1 D_0'$
D_2'	x	1	x	x
D_2	x	x	x	x

$$K_0 = 1$$

* Digital To Analog Converter







$$I = I_0 + I_1 + I_2 + I_3$$

$$I_0 = \frac{V_0}{R_0}$$

$$V_{out} = \left[\frac{V_3}{R_3} + \frac{V_2}{R_2} + \frac{V_1}{R_1} + \frac{V_0}{R_0} \right] R_{out}$$


If ^{three 2's}
a, common V ref.



$$R_3 = R, R_2 = 2R$$

$$R_1 = 4R, R_0 = 8R$$

Binary Weighted Resistor DAC



$$I = \frac{V_{REF}}{R} \left[1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \right] = 1.875 \frac{V_{REF}}{R}$$

$$I = \frac{V_{REF}}{R} [D_3 + 0.5D_2 + 0.25D_1 + 0.125D_0]$$

$$V_{out} = -\frac{R_f}{R_i} V_{out}$$

$$V_{out} = \left(1 + \frac{R_f}{R_i} \right) V_{out} \quad (\text{gain of amplifier})$$

Eg: $V_{REF} = 5V$, $R = 1k\Omega$, 4 Bit $D = 1101$

$$I = \frac{V_{REF}}{R} (D_3 + 0.5D_2 + 0.25D_1 + 0.125D_0)$$

$$= 5 \times 10^{-3} (1 + 0.5 + 0 + 0.125)$$

Specification of DAC

- (1) Resolution : is the ratio of the LSB implement to the maximum output.

$$\text{eg. } 1101, \frac{1}{2^{n-1}} = \frac{1}{2^4-1} = \frac{1}{15}$$

it is also define as the smallest implement in the voltage that can be observed by the circuit and depends primarily on the no. of the bits in the DIP words. Greater the no. of bits

- (2) Accuracy : It refers to how close each output current is to its ideal value. It is a measure of difference b/w the actual outputs voltage & the expect off voltage.

- (3) Monotonicity : A Monotonic DAC is one that produces an increase in the o/p for each successive digital input.

- (4) Settling Time : when the digital input convert the changes option, voltage changes occurs as the switches are ~~open~~ closed. There is a broken or

finite time to require to reach the new output level. This time interval that elapses from the input change through the time what V_{OL} can come close enough

(5) Temperature Sensitivity : For any fix digital i/p the analog o/p will be vary. The overall temp. sensitivity is due to temp. sensitivity of a reference voltage and the offset voltage of an open (operational amplifier)

Drawback : exact value of resistor is not given

Ques 1 An 8 bit DAC as a full scale o/p of 2 mA and a full scale error of $\pm 0.5\%$. What is the possible range of output for an i/p of 10000000 & what is the step size.

Sol

$$\text{Resolution} = \frac{1}{2^n - 1} = \frac{1}{2^8 - 1} = \frac{1}{255}$$

$$\text{Step size} = \frac{1}{255} \times I = \frac{1}{255} \times 2 \text{ mA}$$


$$\frac{1}{2^n-1} \approx 5 \text{ mV} \Rightarrow n = 11$$

$$\frac{1}{2^{10}-1}$$

ANALOG TO DIGITAL CONVERTER (ADC)

IC - 0801

SUCCESSIVE APPROXIMATION METHOD



SAR - Successive Approximation Register

$$\begin{array}{r}
 108 \\
 -64 \\
 \hline
 44 \\
 -32 \\
 \hline
 12
 \end{array}$$

64 32 16 8 4 2 1
Date: _____
Page No. 8216 8 4 2 1

0 0 0 0 - 0V

0 0 0 1 - 1V

1 0 0 0 - 6V

64 32 16 8 4 2 1
1011000

Let $V_{in} = 10.8V$

$V_{in} > V_{out}$

When $V_{in} = V_{out} = 0$ then the end of conversion takes place.

Ques An 8 bit DAC ADC at a resolution of 20mV, what will be its digital outputs for an analog input of 2.17 volts

State Equation

Aws 11011000


State Table

State Diagram

$$2.17 = 108$$


$$(108)_{10} =$$

State Equation Diagram



Register

used to find the analytic behaviour



P_s	$L_1 P$	N_s	$Q_A P$	$Q_B P$	y
$A(t)$	$B(t)$	x	$A(t+1) B(t+1)$		
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Next State of Sequential Clock Circuit.

Date : _____
Page No. _____

$$A(t+1) = A(t) \cdot n(t) + B(t) \cdot m(t)$$

$$B(t+1) = \bar{A}(t) \cdot n(t)$$

$$Y(t) = [A(t) + B(t)] \cdot n'(t)$$


Output is the fun. of input Present state

MOORE MODEL

if output is the fun. of present state as well as input

∴ MEALY MODEL

* STATE MACHINES



S-state Table

Ps ns flip flop inputs


$$A(t+1) = A(t) \oplus B(t) + n \cdot A(t)$$

$$B(t+1) = B(t)' \cdot n' + B(t) [A(t) \oplus n]'$$

S State Table

Ps	ns	flip flop i/p
A(t)	B(t)	A(t+1) B(t+1)
		J _A K _A J _B K _B

using T FF



$$A(t+1) = A(t) \oplus B(t) \cdot n$$

$$D \rightarrow D(t+1) = D$$

$$B(t+1) = X \oplus B(t)$$

$$T \rightarrow Q(t+1) = Q(t) + T$$


$$J, K \rightarrow Q(t+1) = JS' + K'S$$

State Table

P	S	NS	flip flop i/p	J _A	T _B	J _C	T _D
A(t)	B(t)	X	A(t+1)	B(t+1)			
0	0	0	0				
0	0	1					
0	1	0					
0	1	1					
1	0	0					
1	0	1					
1	1	0					
1	1	1					

p - Type Semiconductor

(- metal layer)



BGT → current controlled device


Mos - 2 Type

→ Enhancement Mode

→ Depletion Mode

→ voltage / field controlled device


device




RAMS

SRAM CELL

(More Complex)



→ DRAM CELL



(Data in) Din → read the data

(Data out) Dout → write the data

| Data)

A

MEMORY EXPANSION

Word expansion Address expansion

(256) × (1)
↓
 2^n Data line
Add line

in case of ROM \rightarrow R/W are not required.

Date :

Page No.

Word Expansion

$$\frac{16 \times 6}{16 \times 4} = 2$$

$$16 \times 4 \rightarrow 16 \times 8$$

\therefore 2 No. of chips
are required

2 chips of 16×4



(Address)

A₃

A₂

A₁

A₀



(Data)

D₀

D₁

D₂

D₃

D₄

D₅

D₆

D₇

ADD
BUS

8-bit
Data
Bus

32 Bit] Data Bus
16 - Bit]

Address \rightarrow how many location have to store info.

Word \rightarrow how many bits have to store info.


$2^m \rightarrow$ No. of add line

e.g. $2^{10} \rightarrow 10$ no. of add line

Ques word expansion of $256 \times 1 \rightarrow 256 \times 4$

$$\frac{256 \times 4}{256 \times 1} = 4$$

\therefore 4 chips of 256×1 are required




ADDR

Ques 1

Ques 2


→ Address expansion

$$32 \rightarrow 2^4 \rightarrow 64 \times 4$$



Ques 1 Add. Expansion of $2^{10} \times 4 \rightarrow 1024 \times 4$

Ques 2 $16 \times 4 \rightarrow 32 \times 8$ (Min cont.)



VHDL

[LIBRARY IEEE
USE IEEE-STD-LOGIC-1164.ALL]

ARCHITECTURE [arch ABC] BEGIN
BEGIN [] of [ABC] is entity

NAME OF arch.
END arch ABC;

ENTITY ABC IS
PORT(
A, B : IN BIT;
C : OUT BIT);
END ABC

LIBRARY
ENTITY
ARCHITECTURE

(entity should
not be a keyword)

- Data flow Modeling
- Behavioral Modeling
- Structural Modeling

LIBRARY IEEE;
USE IEEE-STD-LOGIC-1164.ALL;

ENTITY NAND-GATE IS
PORT (A, B : IN BIT;
X : OUT BIT);
END NAND-GATE;

ARCHITECTURE archNAND OF NAND-GATE IS
BEGIN

$x \leftarrow A \text{ NAND } B$
END archNAND

Symbols

- \leftarrow Assignment of signals
- $:$ Assignment of variables
- \Rightarrow Syntax used for case statements
- $=$ Value assignment

PRE DEFINED DATA TYPES

- ① - SIGNAL x : BIT; or STD-LOGIC;
- ② - SIGNAL y : BIT-VECTOR (3 DOWNTO 0);
- ③ - SIGNAL w : BIT-VECTOR (0 TO 7);

USER Defined Data Type

TYPE my-integer IS RANGE -64 TO 64;

ENUMERATED DATA TYPE

TYPE COLOR IS (RED, GREEN, BLUE, YELLOW)
(2 bit word)

- ④ x is declared as a 1 digit signal of type BIT or STD logic

- ⑤ 4 bit vector, with left ~~most bit~~ ^{MSB} most bit represents MSB
- ⑥ Right most bit represents MSB

3. Types of Modelling.

Concurrent DATA FLOW (Simple modelling)

Sequentially Behavioural (in while statements, are used such as
Structural (in with logic, circuit are used)

Process

Procedure

function

DATA Flow

CODE for 4 to 1 Multiplexer

LIBRARY IEEE;

USE IEEE-STD-LOGIC-1164.ALL;

ENTITY ABC IS

PORT

a,b,c,d,e,f : IN STD_LOGIC;

y : OUT STD_LOGIC);

END ABC;

ARCHITECTURE arch ABC OF ABC IS

Begin

$y \leftarrow (a \text{ AND } \text{NOT } e \text{ AND } \text{NOT } f) \text{ OR }$

$(b \text{ AND } \text{NOT } e \text{ AND } \text{NOT } f) \text{ OR }$

$(c \text{ AND } \text{NOT } e \text{ AND } \text{NOT } f) \text{ OR }$

$(d \text{ AND } e \text{ AND } f);$

END arch ABC;

Another code for Multiplexer

```
LIBRARY IEEE;  
USE IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY ABC IS  
PORT (  
    a,b,c,d : IN STD_LOGIC;  
    y : OUT STD_LOGIC);  
    SEL : IN STD_LOGIC_VECTOR(1 DOWN  
END ABC;
```

ARCHITECTURE arch ABC OF ABC IS
Begin

```
y <= a WHEN SEL = "00" ELSE  
b WHEN SEL = "01" ELSE  
c WHEN SEL = "10" ELSE  
d; WHEN SEL = "11" ELSE  
END arch ABC;
```

Code for multipliers

LIBRARY IEEE;
USE IEEE.STD.LOGIC_1164.ALL;

ENTITY ABC IS
PORT C

a, b, c, d : IN STD_LOGIC;

y : OUT STD_LOGIC;

SEL : IN INTEGER RANGE 0 TO 3);

END ABC;

ARCHITECTURE arch ABC OF ABC IS
Begin

y ← a WHEN SEL = 0 ELSE

b WHEN SEL = 1 ELSE

c WHEN SEL = 2 ELSE

d;

END arch ABC;

Code for encoder

LIBRARY IEEE;

USE IEEE.STD.LOGIC_1164.ALL;

ENTITY ABC IS

PORT

(x : IN STD_LOGIC_VECTOR (7 DOWNTO 0));

y : OUT STD_LOGIC_VECTOR (2 DOWNTO 0));

END ABC;

ARCHITECTURE arch ABC OF ABC IS

Begin

y ← "000" WHEN x = "00000010" ELSE

;

```
"111" WHEN n = "10000000" ELSE  
"222"  
END arch_ABC;
```

Behavioural

Code for DFF

```
LIBRARY IEEE;  
USE IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY ABC IS  
PORT (d, clk, reset : IN STD_LOGIC;  
      q : OUT STD_LOGIC);  
END ABC;
```

```
ARCHITECTURE arch_ABC OF ABC IS  
Begin  
  PROCESS (clk, reset)  
  Begin  
    IF (reset = '1') THEN  
      q <= '0'  
    ELSIF (clk'EVENT AND (clk='1')) THEN  
      q <= d  
    END IF;  
  END PROCESS;  
END arch_ABC;
```

Code for Decade counter

Date :
Page No.

```
LIBRARY IEEE;  
USE IEEE.STD_LOGIC_1164.ALL;  
  
ENTITY ABC IS  
PORT (  
    CLK: IN STD_LOGIC;  
    digit: OUT INTEGER RANGE 0 TO 9  
);  
END ABC;
```

```
ARCHITECTURE arch ABC OF ABC IS  
BEGIN  
    Count: PROCESS (CLK)  
    VARIABLE temp: INTEGER RANGE 0 TO 10;  
BEGIN  
    IF (CLK'EVENT AND CLK='1') THEN  
        temp := temp + 1;  
        IF (temp = 10) THEN temp := 0;  
    END IF;  
    END IF;  
    digit <= temp;
```

Structural

```
LIBRARY IEEE;  
USE IEEE.STD_LOGIC_1164.ALL;  
ENTITY PROJ IS  
PORT (a, b, c, d: IN STD_LOGIC;  
      x, y: OUT STD_LOGIC);  
END PROJ;
```

ARCHITECTURE ABC OF Proj IS

COMPONENT inverter IS

PORT (a : IN STD-LOGIC;

b : OUT STD-LOGIC);

END COMPONENT;

COMPONENT NAND_2 IS

PORT (a,b : IN STD-LOGIC;

c : OUT STD-LOGIC);

END COMPONENT;

COMPONENT NAND_3 IS

PORT (a,b,c : IN STD-LOGIC;

d : OUT STD-LOGIC);

END COMPONENT;

SIGNAL w : STD-LOGIC;


BEGIN

U01: inverter PORTMAP (b,w);


U02: nand2 PORTMAP (a,b,w);

U03: nand3 PORTMAP (w,c,d,y);

END ABC;




LOGIC FAMILIES




- Application of logic families
- Comparison of Parameters of different logic families

Transistor




depletion mode or Mosfet





Mosfet

Circuit of inverter

(MOS as Register)

Source terminal
is grounded.


(NMOS base inverter)

CMOS base inverter

(CMOS) complementary MOS → PMOS & NMOS


Simple depletion NMOS inverter

(Q2)




NOR Gate

(Q1)



AND Gate

(Q3)



NAND Gate

BiPolar use BJT Transistor.

RTL → Resistor Transistor logic

DTL → Diode Transistor logic

DCTL → Diode couple Transistor logic

HTL → High threshold logic

I²L → injection injection logic

TTL → Transistor Transistor logic

ECL → Emitter couple logic

- RTL is the oldest logic family
- DTL is low cost family that give
rise to TTL.
- HTL as the max. noise immunity
- ECL as the least propagation delay
- I²L has highest packing density
- CMOS has extremely low power dissipation
- TTL is very design logic family
It can be used for many complex fun.
digital
characteristics of logic family.

① Propagation delay : Average from ^{of} _{all}

Propagation delay of logic gate is the result of finite of active devices. The logic prop. delay from logic 1 to logic 0 is usually different from the prop. delay from logic 0 to logic 1. Hence, Average of two delay times

is used as a measure of prop. delay

(2) FAN IN : No. of input that gate can handle without degrading output


FAN out : no. of output that logic gate can handle

(3) Noise Margin:


The circuit's ability to tolerate noise signals is noise immunity and a quantitative measure of this is called Noise Margin. So a high state noise margin is a different the lowest possible off & min. voltage required for high

The difference b/w largest Possible o/p & the min. i/p voltage for a low

operating
normal temp. for the digital IC's
is 0 to 70°C for industrial app.
-55 to 125°C for military application



NOR



NAND

Parameters of RTL

Exhibit poor noise margin

poor fan out

low speed operation

High propagation delay

High power dissipation

Parameters of DTL

① It has propagation delay so


② Power diss. 12 mW

③ fan out is 8


④ Noise margin of 1V

TTL

Name	ABD	Preset.	delay	P_o	Speed - Power Prod.
Std. TTL	TTL	10	20	10	100
low Power TTL	L TTL	33	8	1	33
High speed TTL	H TTL	6	20	22	132
Schottky TTL	S TTL	3	20	14	57
low Power Schottky TTL	LSTTL	9.5	20	2	19




OPEN COLLECTOR
O/P GATE



TTL
OPEN COLLECTOR
TOTEM POLE

Q Specific application of open collector of TTL



Pulse \rightarrow connecting to up
Pulse down \rightarrow or \dots , down

Active & Passive拉杆